

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
22 April 2004 (22.04.2004)

PCT

(10) International Publication Number  
WO 2004/034404 A2

(51) International Patent Classification<sup>7</sup>: G11C 27/00,  
H03K 5/13, G06F 1/10

(21) International Application Number:  
PCT/US2003/031792

(22) International Filing Date: 7 October 2003 (07.10.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/417,072 8 October 2002 (08.10.2002) US  
Not furnished 6 October 2003 (06.10.2003) US

(71) Applicant: IMPINJ, INC. [US/US]; 501 N. 34th Street,  
Suite 100, Seattle, WA 98103 (US).

(72) Inventors: DIORIO, Christopher, J.; 17001 NW 15th  
Street, Shoreline, WA 98177 (US). HUMES, Todd, E.; 817  
NW 200th Street, Shoreline, WA 98177 (US). THOMAS,  
Michael; 2816 - 29th Avenue West, Seattle, WA 98105  
(US).

(74) Agents: RITCHIE, David, B. et al.; Thelen Reid & Priest  
LLP, P.O. Box 640640, San Jose, CA (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,  
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,  
UG, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,  
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,  
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,  
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— without international search report and to be republished  
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: USE OF ANALOG-VALUED FLOATING-GATE TRANSISTORS TO MATCH THE ELECTRICAL CHARACTER-  
ISTICS OF INTERLEAVED AND PIPELINED



(57) Abstract: Methods of and apparatuses for matching the signal delay, clock timing, frequency response, gain, offset, and/or transfer function of signal pathways in electrical circuits such as, for example, time-interleaved and pipelined circuits using analog-valued floating-gate MOSFETs are disclosed. The methods and apparatuses disclosed are applicable to a variety of circuits, including but not limited to, sample-and-hold or track-and-hold circuits, quadrature mixers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), analog or digital filters, and amplifiers.

# USE OF ANALOG-VALUED FLOATING-GATE TRANSISTORS TO MATCH THE ELECTRICAL CHARACTERISTICS OF INTERLEAVED AND PIPELINED CIRCUITS

## CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of U.S. Provisional Application No. 60/417,072, filed on October 8, 2002.

## FIELD OF THE INVENTION

[0002] The present invention is directed to the use of analog-valued floating-gate transistors as trim devices in electrical circuits such as, for example, time-interleaved and pipelined circuits.

## BACKGROUND OF THE INVENTION

[0003] To improve the performance of radio-frequency, analog, or mixed-signal circuits, engineers often use techniques known as interleaving and pipelining. Interleaving is a technique that allows a signal to be processed in multiple parallel pathways at successive instants in time. Pipelining is a technique that allows a signal to be processed multiple times serially at successive instants in time. Both techniques allow multiple circuit elements to operate on a single analog signal, thereby improving the processing performance of the circuit. Performance in this context might mean, for example increasing the speed or resolution (where resolution is equivalent to dynamic range) of the circuit.

[0004] FIG. 1 is a block diagram of a time-interleaved system 10. A number,  $M$ , of typically identical processing elements 12-1, 12-2, 12-3, ..., 12- $M$  are configured to operate at a rate of  $1/M$  times a circuit sampling rate  $F_s$ . Interleaving divides the frequency of a full-rate clock by a factor  $M$  and synthesizes  $M$  phased lower-speed sampling clocks 16-1, 16-2, 16-3, ..., 16- $M$ . The phases of successive lower-speed clocks are typically offset by  $\Phi = 360^\circ/M$ , thereby forming equally spaced sampling instants of

rates  $F_s/M$ . An optional combining operation 18 may then be used to combine the sampled signals. Such a combining operation might comprise adding or multiplexing, or may comprise a more complex operation such as filtering or averaging.

[0005] FIG. 2 is a block diagram of a pipelined system 20 that is capable of processing an input signal into one or more output signals. A signal is received at input node 22 and sequentially processed by M processing elements 24-1, 24-2, 24-3, ..., 24-M. Processing elements 24-1, 24-2, 24-3, ..., 24-M have associated inputs 26-1, 26-2, 26-3, ..., 26-M and associated outputs 28-1, 28-2, 28-3, ..., 28-M, each output of which is cascaded into a next element's input. Optional combinational outputs 30-1, 30-2, 30-3, ..., 30-M may also be coupled to a combining operation 32, which may have additional secondary inputs 34. Pipelined system 20 may also have one or more feedback or feedforward loops and may output one or more outputs at output node 35.

[0006] Ideally, each of the nominally identical subsystem pathways in time-interleaved and pipelined systems have identical gain, offset, signal delay, clock timing, frequency response, and transfer function. In practice, however, no two circuit elements are the same. For example, in integrated circuit implementations of such systems, device-to-device mismatches are the result of process and temperature gradients. Such mismatches are problematic as they can result in subsystem pathways not having identical gain, offset, signal delay, clock timing, frequency response, and/or transfer function. Consequently, regardless of how well the individual processing elements perform on their own, errors can result in time-interleaved and pipelined systems due to device-to-device mismatches. Such errors occur irrespective of whether the system is time-sampled or continuous, and regardless of whether the processing elements are arranged in parallel (as in the time-interleaved system shown in FIG. 1) or serially (as in the pipelined system shown in FIG. 2). Accordingly, device mismatch is a major concern, and it must be addressed and minimized if the benefits of time-interleaving and pipelining are to be exploited.

[0007] A number of solutions have been proposed to address mismatch of transistors in integrated circuits. Some of these approaches, which may or may not be useful in reducing device mismatch in time-interleaved and pipelined systems, include using large transistors, using lasers to trim resistors or fuses, and using capacitors to dynamically match devices in response to on-chip error signals. Unfortunately, each of these approaches has significant disadvantages. For instance, large transistors require large currents to operate at high speeds, consume large silicon area and power, and do not compensate for temperature or aging errors. Similarly, laser-trimming resistors or fuses necessitates use of large resistors or fuses, requires time-consuming laboratory trimming, and again does not compensate for temperature or aging errors. Finally, using capacitors to dynamically trim circuit elements requires wideband error-feedback loops and frequent updates, because on-chip capacitors leak due to the thermal generation of carriers in pn junctions.

#### SUMMARY OF THE INVENTION

[0008] Methods of and apparatuses for matching the signal delay, clock timing, frequency response, gain, offset, and/or transfer function of signal pathways in electrical circuits such as, for example, time-interleaved and pipelined circuits using analog-valued floating-gate transistors are disclosed. The methods and apparatuses disclosed are applicable to a variety of circuits, including but not limited to, sample-and-hold or track-and-hold circuits, quadrature mixers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), analog or digital filters, and amplifiers.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a prior art time-interleaved system;

FIG. 2 is a block diagram of a prior art pipelined system;

FIG. 3A is a layout diagram of a p-channel floating-gate MOSFET having continuously adjustable I/O characteristics determined by the addition or removal of electrons from the floating gate of the MOSFET;

FIG. 3B is a cross-sectional diagram of the p-channel floating-gate MOSFET shown in FIG. 3A;

FIG. 3C is an energy band diagram of the p-channel floating-gate MOSFET shown in FIGS. 3A and 3B;

FIG. 3D is circuit diagram of the p-channel floating-gate MOSFET shown in FIGS. 3A-3C that can be used to add or remove electrons from the floating gate of the MOSFET;

FIG. 3E is a circuit diagram of an alternative p-channel floating-gate MOSFET structure that can be used to add or remove electrons from the floating gate of the MOSFET structures;

FIG. 4A is a circuit diagram of a delay structure that can be used to implement delays at various positions in a time-interleaved or pipelined system, according to an embodiment of the present invention;

FIG. 4B is a timing diagram showing how the delay structure in FIG. 4A may be used to provide varying delays, depending on the amount of charge stored on the floating gate of the p-channel floating-gate MOSFET of the delay structure, according to an embodiment of the present invention;

FIG. 4C is a symbolic circuit diagram of the delay structure shown in FIG. 4A;

FIG. 5A is a simplified circuit diagram of a time-interleaved system that is controlled by time-matched clock signals  $\phi_1'$ ,  $\phi_2'$ ,  $\phi_3'$ , ...,  $\phi_m'$ ;

FIG. 5B shows how delay structures like the delay structure shown in FIGS. 4A-4C can be used to generate the time-matched clock signals  $\phi_1'$ ,  $\phi_2'$ ,  $\phi_3'$ , ...,  $\phi_m'$  for the interleaved system shown in FIG. 5A, according to an embodiment of the present invention;

FIG. 6A is a simplified schematic diagram of an interleaved track-and-hold (T&H) circuit in an interleaved analog-to-digital converter (ADC);

FIG. 6B is a block diagram of a clock generator that provides four clock signals,  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , which are ideally successively phased by 90 degrees;

FIG. 6C is a timing diagram of the four clock signals,  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , generated by the clock generator shown in FIG. 6B, illustrating a timing error of clock signal  $\phi_4$  relative to the other clock signals  $\phi_1$ ,  $\phi_2$  and  $\phi_3$ ;

FIG. 6D is a timing diagram of an exemplary input signal for the interleaved ADC shown in FIG. 6A;

FIG. 6E is a timing diagram showing samples taken by the interleaved T&H in the ADC circuit shown in FIG. 6A when there are no timing errors among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ ;

FIG. 6F is a timing diagram showing how a sampling error, shown as an oversize step, may be produced by the interleaved T&H in the ADC shown in FIG. 6A when clock signals having a timing error like that shown in FIG. 6C are present;

FIG. 7A is a block diagram showing how timing errors among the clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  of the clock generator shown in FIG. 6B can be corrected using delay structures like the delay structure shown in FIGS. 4A-4C, according to an embodiment of the present invention;

FIG. 7B is a block diagram showing the corrected clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  provided by the clock generator FIG. 7A, according to an embodiment of the present invention;

FIG. 8A is simplified diagram of a prior art quadrature mixing circuit and accompanying timing relationship between signals  $\phi_1$  and  $\phi_2$ ;

FIG. 8B is a graph illustrating the increasing inability of the quadrature mixing circuit in FIG. 8A to suppress unwanted sideband signals as phase and gain mismatch errors increase;

FIG. 9A is a simplified circuit diagram of a pipelined system using delay structures like the delay structure shown in FIGS. 4A-4C, according to an embodiment of the present invention;

FIG. 9B shows a clock generator circuit that can be used to control the timing of the pipelined system shown in FIG. 9A, according to an embodiment of the present invention.

FIG. 10A is a prior art block diagram of a multistage rotating-buffer processing system that may implement digital signal processing functions such as, for example, a finite-impulse-response (FIR) filter;

FIG. 10B is a prior art analog latch that can be used in the rotating-buffer processing system shown in FIG. 10A;

FIG. 11A shows how the delay structures shown in FIGS. 4A-4C may be used to correct timing errors among the sampling instants of analog latches of the type shown in FIG. 10B to guarantee proper timing of processing functions performed by the rotating-buffer processing system shown in FIG. 10A, according to an embodiment of the present invention;

FIG. 11B shows a single analog latch configured to accept a corrected clock signal from the circuit shown in FIG. 11A, according to an embodiment of the present invention;

FIG. 12A is a simplified electrical schematic diagram of a portion of a prior art current-steering digital-to-analog converter (DAC) having switches controlled by clock signals  $\phi_1$  and  $\phi_2$ ;

FIG. 12B is a timing diagram of the prior art DAC in FIG. 12A, illustrating how gain mismatch between transistors in the two current sources  $I_0$  and  $I_1$  can result in errors in the intended output;

FIG. 13 shows an embodiment of a current source  $I_0$  or  $I_1$  from the DAC of FIG. 12A, showing how the p-channel floating-gate MOSFET structure in FIG. 3E may be used to trim the current source, according to an embodiment of the present invention;

FIG. 14A shows how, in general, n-channel floating-gate MOSFET structures, or equivalent structures, can implement variable transconductance elements by adjusting the floating-gate charge  $Q$ ;

FIG. 14B shows how, in general, the p-channel floating-gate MOSFET structures shown in FIG. 3A-3E, or equivalent structures, can implement variable transconductance elements by adjusting the floating-gate charge  $Q$ ;



FIG. 14C is a graph illustrating how different charge storage levels on the floating gates of the transistor structures in FIGS. 14A and 14B affect the transconductance characteristics of the transistor structures;

FIG. 15A shows how the floating-gate MOSFET structures shown in FIGS. 14A-14B, or equivalent structures, can be used to adjust the input offset of a CMOS inverter, according to an embodiment of the present invention;

FIG. 15B is a graph showing how the transfer characteristics of the CMOS inverter in FIG. 15A vary according to how much charge is stored on the floating gate of the floating-gate MOSFETs;

FIG. 16A shows how the floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to store a precision current;

FIG. 16B shows the drain current and drain voltage as a function of time for the precision current storing circuit shown in FIG. 16A;

FIG. 17A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to implement a trimmable capacitor;

FIG. 17B shows how n-channel floating gate MOSFET structures, or equivalent structures, can be used to implement a trimmable capacitor;

FIG. 17C illustrates how the capacitance of the trimmable capacitors in FIGS. 17A and 17B depends on the amount of charge  $Q_{fg}$  stored on the floating gate of the transistors;

FIG. 18A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to implement a trimmable resistor;

FIG. 18B illustrates how the resistance of the trimmable resistor in FIG. 18A depends on the amount of charge  $Q_{fg}$  stored on the floating gate of the transistor;

FIG. 19A illustrates how the p-channel trimmable resistor in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system;

FIG. 19B illustrates how an n-channel floating-gate transistor can be used to form a trimmable resistor similar to that shown in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter;

FIG. 19C illustrates how a parallel connection of the trimmable resistor structures in FIGS. 19A and 19B and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system;

FIG. 19D is a graph showing the transfer characteristics versus frequency of the trimmable RC filters in FIGS. 19A-19C;

FIG. 19E is a graph showing the time-delay characteristics of the trimmable RC filters in FIGS. 19A-19C; and

FIG. 20 shows a trimmable switched-capacitor DAC using trimmable capacitor structures like that in FIGS. 17A and 17B, according to an embodiment of the present invention.

## DETAILED DESCRIPTION

[0009] Embodiments of the present invention are described herein in the context of using analog-valued floating-gate transistors as trim devices in time-interleaved and pipelined circuits. Those of ordinary skill in the art will realize that the following detailed description of the present invention is illustrative only and is not intended to be in any way limiting. Other embodiments of the present invention will readily suggest themselves to such skilled persons having the benefit of this disclosure. Reference will now be made in detail to implementations of the present invention as illustrated in the accompanying drawings. Unless indicated otherwise, the same reference indicators will be used throughout the drawings and the following detailed description to refer to the same or like parts.

[0010] In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will of course be appreciated that, in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application- and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

[0011] In U.S. Patent No. 5,990,512 Diorio et al. describe an analog-valued floating-gate MOSFET whose input-output characteristics can be continuously adjusted during normal transistor operation by adding electrons to or removing electrons from the floating gate. These kinds of transistors, equivalents thereof, and other floating-gate MOSFET structures are used in various embodiments of the present invention to match the signal delay, clock timing, frequency response, gain, offset, and/or transfer function of signal pathways in circuits, including time-interleaved and pipelined integrated circuits. As described below, these embodiments use channel hot-electron injection (CHEI) or impact-ionized hot-electron injection (IHEI) to add electrons to the floating gate of the

floating-gate MOSFET structures, and Fowler-Nordheim tunneling to remove electrons from the floating gate of the MOSFET structures. Nevertheless, other charge transfer mechanisms may be employed to modify the charge on the floating gate, depending on the type of floating-gate structure employed. For example, if the dielectric layer separating the floating-gate MOSFET substrate and floating gate is thin enough (e.g. less than on the order of about 100Å), direct tunneling may be used to modify the number of electrons resident on the floating gate.

[0012] FIGS. 3A-3D illustrate a p-channel floating-gate MOSFET 36 of the type disclosed in U.S. Patent No. 5,990,512. FIG. 3A, in particular, shows an exemplary layout view of the p-channel floating-gate MOSFET 36 and FIG. 3B shows a cross-section of the MOSFET 36 taken along line 2B-2B. P-channel floating-gate MOSFET 36 is comprised of an electron injection region 38 and an electron tunneling region 40. Injection region 38 includes p+ source and drain diffusions (or implants) 42 and 44 (doping levels on the order of  $10^{21} \text{ cm}^{-3}$ ), which are both diffused in a first n- well 46 (doping level on the order of  $10^{17} \text{ cm}^{-3}$ ). Above a channel region 48 of first n- well 46 is a gate dielectric 50, a polysilicon floating gate 52, a polysilicon control gate 54, and an interpoly dielectric layer 56 that isolates floating gate 52 from control gate 54. Floating gate 52 extends laterally across the device structure to tunneling region 40. Tunneling region 40 comprises a shorted (source and drain shorted together) p-channel MOSFET 58, which is formed in a second n- well 62 (doping level on the order of  $10^{17} \text{ cm}^{-3}$ ) that, like first n- well 46, is diffused into a p-type substrate 63 (doping level on the order of  $10^{17} \text{ cm}^{-3}$ ). Above and between second n- well 62 and floating gate 52 is a tunneling dielectric layer 64. A tunneling control contact 66 overlies floating gate 52 in the vicinity of tunneling region 40 as shown. An n+ region 68 (doping level on the order of  $10^{21} \text{ cm}^{-3}$ ) is formed in second n- well 62 and is shorted to drain 58 and source 60 by tunneling control contact 66.

[0013] FIG. 3C shows an energy band diagram of the p-channel floating-gate MOSFET 36 shown in FIGS. 3A and 3B and FIG. 3D shows a circuit diagram of the p-channel floating-gate MOSFET 36.

[0014] Removing electrons from or adding electrons to floating gate 52 allows the threshold voltage of p-channel floating-gate MOSFET 36 to be varied and controlled. By applying a sufficiently positive voltage to tunneling control contact 66, Fowler-Nordheim (FN) tunneling occurs and electrons are removed from floating gate 52. By appropriately biasing control gate 54 and source and drain contacts 60 and 65 of source and drain diffusions 42 and 44, impact-ionized hot-electron injection (IHEI) is used to add electrons to floating gate 52. Generally, use of IHEI to add electrons to floating gate 52 proceeds as follows. When a sufficiently negative voltage (relative to source diffusion 42) is applied to drain diffusion 44, positively charged holes are accelerated in channel 48 toward drain diffusion 44. The accelerated holes impact with the crystalline lattice in the region of drain diffusion 44 and form electron-hole pairs. The electrons are then repelled by the relatively negative drain and may, if scattered upward toward the floating gate, be injected across gate dielectric 50 onto floating gate 52.

[0015] From the perspective of the control gate 54, p-channel floating-gate MOSFET 36 remains a conventional p-channel MOSFET, albeit with reduced coupling to the channel due to the presence of interpoly dielectric layer 56. Accordingly, signal inputs are applied to control gate 54, which, in turn, are capacitively coupled to floating gate 52.

[0016] FIG. 3E shows a circuit diagram of an alternative p-channel floating-gate MOSFET structure 70 that can be used to add or remove electrons from the floating gate of the MOSFET structure 70. This alternative embodiment includes a p-channel MOSFET 72 that is dedicated to controlling electron injection onto the floating gate 74 of the structure 70. Use of dedicated injection control MOSFET 72 prevents having to switch the drain 76 of p-channel floating-gate MOSFET 78 in and out of the circuit in which it is incorporated in order to affect electron injection onto floating gate 74. Also coupled to floating gate 74 is a shorted p-channel floating-gate MOSFET 80 that has a tunneling control input to effect electron tunneling off of floating gate 74.

[0017] Whereas the floating-gate MOSFET structures in FIGS. 3A-3E are shown to be comprised of p-channel MOSFETs, those of ordinary skill in the art will understand that similar structures can be made using n-channel MOSFETs by using complementary doping schemes. Further, whereas a double-poly structure is shown in FIGS. 3A-3C, single-poly floating-gate MOSFET structures may be used, as will be readily appreciated and understood by those of ordinary skill in the art. Still further, those of ordinary skill in the art will understand that, whereas the tunneling portions of the floating MOSFET structures shown in FIGS. 3A-3E are shown as comprising shorted MOSFETs, a MOS capacitor manufactured without a source and drain or with only a single source or drain region may be used to implement the tunneling functions of the floating-gate MOSFET structures. Finally, those of ordinary skill in the art will understand that the doping concentrations, layer thicknesses, ways of removing and adding charge to the floating gate of the floating-gate MOSFET structures may be varied as necessary to perform the matching and trimming operations described in detail below.

[0018] According to embodiments of the present invention, the floating-gate MOSFET structures 36 and 70 in FIGS. 3A-3E, or structures equivalent to them, can be used to implement delays or other matching functions in time-interleaved and pipelined structures. FIG. 4A shows a circuit diagram of a delay structure 82 that utilizes a p-channel floating-gate MOSFET structure 84 of the type described above. P-channel floating-gate MOSFET structure 84 has a source 86 that is coupled to a power source (V<sub>dd</sub>) a floating gate 88 and a drain 90 that is coupled to a CMOS inverter 92. CMOS inverter 92 has an input and an output that is optionally coupled to a cleanup inverter 94.

[0019] FIGS. 4B and 4C show a timing diagram and a symbolic circuit representation, respectively, of the delay structure 82 in FIG. 4A. FIG. 4B, in particular, show how the presence of p-channel floating-gate MOSFET structure 84 allows the slew rate of the output of the delay structure to be adjusted according to the amount of charge Q stored on the floating gate 88. Adjusting the slew rate alters the time at which a subsequent circuit (e.g. cleanup inverter 94) triggers in response to the output provided by

delay structure 82. As shown in the timing diagram, when a nominal  $Q$  is stored on floating gate 88, the slew rate remains unchanged and no delay is affected. However, as the charge  $Q$  is increased the slew rate decreases, thereby effecting increasing delays from node A and the output of cleanup inverter 94.

[0020] The delay structure 82 may be used to implement delays at various positions in time-interleaved or pipelined systems, according to embodiments of the present invention. FIGS. 5A and 5B show how  $m$  delay structures ( $m$  being an integer that is greater than or equal to 2) may be used to correct timing mismatches in clock signals  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  signals used in a time-interleaved system 96, according to an embodiment of the present invention. According to this embodiment of the invention, a clock generator 95 accepts an input clock 93 and provides output clocks  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  that are intended to be offset from one another by  $360^\circ/m$ . Because of delay mismatches in circuitry of clock generator 95,  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  may not be separated by precisely  $360^\circ/m$ . Delay structures 96-1, 96-2, 96-3, ..., 96- $m$  are used to adjust the delays among clock signals  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  and provide time-matched clock signals  $\phi_1', \phi_2', \phi_3', \dots, \phi_m'$ . Time-matched clock signals are then used to control the opening and closing of switches 98-1, 98-2, 98-3, ..., 98- $m$  so that elements 99-1, 99-2, 99-3, ..., 99- $m$  and subsequently combining operator 100 receive and transmit data in a time-matched manner. The trimming process just described (and, indeed, all the trimming processes described throughout this disclosure) can be performed during normal operation of time-interleaved system 96, so that mismatch errors due to, for example, temperature and aging, can be corrected.

[0021] FIG. 6A shows a prior art ADC 102 that utilizes multiple track-and-hold (T&H) circuits 104-1, ..., 104- $m$ , where  $m$  is an integer that is greater than or equal to 2. T&H circuits 104-1, ..., 104- $m$  capture an analog signal applied to an input 106 of ADC 102 and by operation of multiple quantizers 108 convert the analog signal into digital words. Each of the T&H circuits 104-1, ..., 104- $m$  operates at a rate of  $1/m$  times the composite sampling rate  $F_s$ .

[0022] In order for ADC 102 in FIG. 6A to capture and convert the analog input signal accurately operation of T&H circuits 104-1,...,104- $m$  should be synchronized as best as possible. FIG. 6B shows a prior art clock generator 108 that generates sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , which can be used for an  $m = 4$  time-interleaved ADC. Ideally, the phases of sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  are offset by  $360^\circ/m$  relative to each other, to form equally spaced sampling instants at a rate of  $F_s/m$ . Using interleaving, ADC 102 samples the input at a rate of  $F_s$  by the individual T&H circuits 104-1,...,104- $m$  sampling at a rate of  $F_s/m$ .

[0023] FIG. 6C shows a timing diagram of clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  when imperfections in the circuitry of the clock generator 108 (or other associated circuitry that may interfere with proper timing among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ ) can produce a phase error in clock signal  $\phi_4$ , relative to the other clock signals  $\phi_1$ ,  $\phi_2$  and  $\phi_3$ .

[0024] FIG. 6D shows a timing diagram of an exemplary analog input signal that can be applied to analog input 106 of the ADC in FIG. 6A. So long there are no timing discrepancies among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , T&H circuits 104-1,...,104- $m$  produces evenly spaced samples, as shown in FIG. 6E. However, if there is a timing mismatch among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , an undersized or oversized sample may occur, as shown in FIG. 6F. FIGS.

[0025] FIG. 7A is a block diagram showing how timing errors among the sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  of the clock generator 108 shown in FIG. 6B can be corrected using delay structures 110-1, 110-2, 110-3 and 110-4, like the delay structures shown in FIGS. 4A-4E, according to an embodiment of the present invention. As shown in FIG. 7B, use of delay structures 110-1, 110-2, 110-3 and 110-4 corrects timing mismatches among sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , to produce time-matched sampling clock signals  $\phi_1'$ ,  $\phi_2'$ ,  $\phi_3'$ , ...,  $\phi_m'$  signals.



[0026] FIGS. 8A shows a quadrature mixer circuit 112 that utilizes two local oscillator signals,  $\phi_1$  and  $\phi_2$  to generate in-phase (I) and quadrature phase (Q) channels in, for example, a radio frequency (RF) receiver. Ideally, local oscillator signals,  $\phi_1$  and  $\phi_2$  are ninety degrees out of phase and the I and Q channels have identical gains. In practice however, timing and gain mismatches between the I and Q channels are observed. As shown in FIG. 8B, these timing and gain mismatches result in unwanted sideband signals, which can limit the dynamic range of the mixer circuit.

[0027] According to an embodiment of the present invention, delay structures, like the delay structures shown in FIGS. 4A-4C, or equivalent structures, can be used to correct for timing mismatches between local oscillator signals  $\phi_1$  and  $\phi_2$  of the I and Q channels of quadrature mixer circuit 112. This can be accomplished by inserting delay structures at the outputs of the clock generator that generates local oscillator signals  $\phi_1$  and  $\phi_2$  (similar to that described above in relation to FIGS. 5B and 7A. Additionally, gain mismatch errors may also be reduced using floating-gate adjustments, e.g. similar to as done to FIG. 12A, to further improve the mixer's dynamic range.

[0028] FIG. 9A shows a pipelined system that is capable of processing an input signal into one or more output signals, according to an embodiment of the present invention. In contrast to the prior art pipelined system described in connection with FIG. 2 above, the pipelined system in FIG. 9A is controlled by a clock generator that provides clock signals,  $\phi_1', \phi_2', \dots, \phi_m'$ . Clock signals  $\phi_1', \phi_2', \dots, \phi_m'$  time the sampling of outputs of the pipelined processing elements 202-1, 202-2, 202-3, ..., 202- $m$  in a successive manner, as indicated by switches 203-1, 203-2, ..., 203- $m$ . By successively sampling the output of a previous processing element, a subsequent processing element performs its desired operation. As described in more detail in connection with FIG. 9B below, one or more of the clock signals,  $\phi_1', \phi_2', \dots, \phi_m'$  are produced by delaying one or more of source clock signals,  $\phi_1, \phi_2, \dots, \phi_m$ .

[0029] As shown in FIG. 9A, a signal is received at an input node 200 and sequentially processed by  $m$  processing elements 202-1, 202-2, 202-3, ..., 202- $m$ . Processing elements 202-1, 202-2, 202-3, ..., 202- $m$  have associated inputs 204-1, 204-2, 204-3, ..., 204- $m$  and associated outputs 208-1, 208-2, 208-3, ..., 208- $m$ , each output of which is cascaded into a next element's input. Optional combinational outputs 210-1, 210-2, 210-3, ..., 210- $m$  may also be coupled to a combining operation 214, which may have additional secondary inputs 216. The pipelined system may also have one or more feedback or feedforward loops and may output one or more outputs at output node 218.

[0030] FIG. 9B shows a clock generator circuit that can be used to control the timing of the pipelined system shown in FIG. 9A, according to an embodiment of the present invention. The clock generator circuit provides source clock signals,  $\phi_1, \phi_2, \dots, \phi_m$  from a single source clock, CLOCK, via optional buffers 220-1, 220-2, ..., 220- $m$ . Delay structures 222-1, 222-2, ..., 222- $m$  of or equivalent to the delay structures described in FIGS. 4A-C are utilized to generate the clock signals  $\phi_1', \phi_2', \dots, \phi_m'$ . Each of the delay structures 222-1, 222-2, ..., 222- $m$  in FIG. 9B has a floating-gate transistor element with a floating gate. Charge on the floating gates may be modified to affect the relative delay among clock signals  $\phi_1', \phi_2', \dots, \phi_m'$  as they are applied to the pipelined system in FIG. 9A. Adjusting the delays allows proper sampling instants along the pipeline processing elements 202-1, 202-2, 202-3, ..., 202- $m$ .

[0031] FIG. 10A shows a prior art block diagram (Figure 2a of U.S. Patent No. 5,270,963) of a plurality of rotating buffers and associated processing circuitry that can be adapted for implementing various signal processing functions such as, for example, an analog finite impulse response (FIR) filter. The block diagram, with its original reference indicators shown, comprises a plurality of multi-stage buffers 18 that are associated with column lines 14a, 14b, 14c and 14d. Each multi-stage buffer 18 is shown as having four stages 20a-d, 22a-d, 24a-d and 26a-d, each of which is an analog latch, including an input, an output, and an enable input.

[0032] FIG. 10B shows a prior art analog latch (Figure 2b of U.S. Patent No. 5,270,963, with the original reference indicators shown) that can be used in FIG. 10A. An analog value of the signal presented to each analog latch 20a-d, 22a-d, 24a-d and 26a-d on column lines 14a-d, respectively, is captured and appears at the output of the analog latches in a particular row, in response to a signal on their enable inputs. Similar to the T&H ADC shown in FIG. 6A, the analog latches 20a-d, 22a-d, 24a-d and 26a-d capture an analog signal at equally spaced sampling instants. Unlike the ADC, however, this system is not subsampled. Rather, the analog latches 20a-d, 22a-d, 24a-d and 26a-d capture successive instances of the analog input, with earlier samples representing "delayed" versions of the input. The barrel shifter rotates these time samples to the analog multipliers, such that each increment of  $360^\circ/n$  in the rotation (where  $n$  is the number of taps in the barrel shifter) applies a successively delayed version of the analog input to any given multiplier. The combined analog latch/barrel-shifter/analog-multiplier forms an analog implementation of the well-known FIR filter used in digital signal processing.

[0033] For the system in FIG. 10A to perform accurately, the enabling signal applied to a given row of the system should be properly displaced relative to the enabling signal of other rows. FIG. 11A shows a delay circuit 118 that has a master clock input 120 configured to accept a master clock. Master clock input 120 is coupled to the inputs of a plurality of delay structures 122-1, 122-2,...,122- $n$  (where  $n$  is an integer and represents the number of rows in the system. Delay structures like that shown in FIGS. 4A-4C, or equivalent structures, may be used to implement delay structures 122-1, 122-2,...,122- $n$ . By adding and/or removing charge from the floating gates of each delay structure 122-1, 122-2,...,122- $n$ , the timing among clock signals clock1, clock2,..., clock $n$  can be corrected and matched. As shown in FIG. 11B, each of these corrected clock signals clock1, clock2,...,clock $n$  can be coupled to the SAMPLE inputs (via optional inverter 124) and to the  $\overline{\text{SAMPLE}}$  inputs (via an optional pass gate 128) of latches in an associated row of the prior art system shown in FIG. 10A, to improve time-matching among the  $n$  rows of the system.

[0034] In addition to using the floating-gate MOSFET structures in FIGS. 3A-3E to implement signal delays and correct for clock timing mismatches, the floating-gate MOSFET structures can be used to reduce gain mismatches among signal pathways in time-interleaved and pipelined systems. FIG. 12A shows a portion of a prior art current-steering digital-to-analog converter (DAC) 130, which can be used to illustrate the effect of gain mismatch in a time-interleaved system. In this simplified 2-bit example, two current sources 132 and 134 provide fixed currents  $I_0$  and  $I_1$ , which are summed by a summer 136, via switches 138 and 140, at appropriate instants in time to approximate a sine wave at an output 142 of the DAC 130. Digital input signals  $\phi_1$  and  $\phi_2$  control the opening and closing of switches 138 and 140. Ideally, the magnitude of  $I_1$  is twice the magnitude of  $I_0$ . In practice, however, this relationship between the two currents is not satisfied because of gain mismatches between the two current sources 132 and 134. For example, as shown in FIG. 12A, current source 134 may provide a current of  $2I_0 + \alpha$ , rather than the intended  $2I_0$ , where  $\alpha$  represents an error current caused by gain mismatch.

[0035] FIG. 12B shows a composite output waveform 142 of DAC 130 that is produced in response to DAC input signals  $\phi_1$  and  $\phi_2$ , both with and without gain mismatch. The solid lines in the composite output waveform 142 represent the ideal situation, i.e. where  $I_1 = 2 \times I_0$ . The dashed lines show how the output is corrupted due to gain mismatch between current sources 132 and 134. The error current 144 always exists unless the current sources are perfect multiples of a base value  $I_0$ .

[0036] According to an embodiment of the present invention, floating-gate MOSFET structures, like those shown in FIGS. 3A-3E, can be used to trim current sources 132 and/or 134 to reduce errors caused by mismatch and/or to adjust the gain(s) of the current sources 132 and/or 134. FIG. 13 shows an example of a trimmable current source 146, which can be used in replace of current sources 132 and/or 134 in FIG. 12A, to reduce mismatches between current sources. Trimmable current source 146 comprises a current source 148 and a trim device 150. Trim device 150, which is equivalent to the floating-gate MOSFET structure 70 shown in FIG. 3E above, comprises a floating gate

152, an injection device 154 coupled to floating gate 152, and a tunneling device 156 coupled to floating gate 152. P-channel floating-gate MOSFET 158 adds a trim current to the current supplied by current source transistor 148. The amount of the trim current depends on the floating-gate voltage, which, in turn, depends on the amount of charge stored on floating gate 152. Charge is added to floating gate 152 by connecting the drain of injection device 154 to an injection voltage  $V_{INJ}$  that causes hot-electron injection onto floating gate 152. Charge is removed from floating gate 152 by raising a tunneling voltage  $V_{TUN}$  sufficiently to cause electrons to tunnel off of floating gate 152 using a Fowler-Nordheim process. In an alternative embodiment the floating-gate MOSFET structure shown in FIG. 3D may be used as a trimmable current source, or may be used to add or remove charge to and from an additional current source circuit. Alternatively, trim device 150 could be used to source the entire current required, rather than just a portion of the total output current.

[0037] FIG. 14A shows how, in general, the p-channel floating-gate MOSFET structures shown in FIG. 3A-3E can be implemented as variable transconductance n-channel transistors. Similarly, FIG. 14B shows how, in general, the p-channel floating-gate MOSFET structures shown in FIG. 3A-3E can be implemented as variable transconductance p-channel transistors. FIG. 14C is a graph illustrating how different charge storage levels on the floating gates of the transistor structures in FIGS. 14A and 14B affect the transconductance characteristics of the transistor structures. According to embodiments of the present invention, the transconductance transistor structures shown in FIGS. 14A and 14B can be used as trimming devices that can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0038] FIG. 15A shows how the floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent devices, can be used to adjust the input offset of a CMOS inverter 160, according to an embodiment of the present invention. CMOS inverter 160 comprises

a p-channel floating-gate MOSFET 162 and an n-channel floating-gate MOSFET 164 with a common floating gate 166. Charge can be added or removed from floating gate 166, in the manner described above, to change the input offset of the inverter 160. FIG. 15B is a graph showing how the transfer characteristics of CMOS inverter 160 vary according to how much charge is stored on floating gate 166. According to embodiments of the present invention, trimmable CMOS inverter 160 can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0039] FIG. 16A shows how the floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to store a precision current. The circuit of Figure 16A is first removed of its floating gate charge by raising the tunneling junction  $V_{\text{tun}}$  to a high voltage. Next,  $\text{SW}_1$  is connected to the reference current source  $I_{\text{REF}}$ . Since there is little or no current in the pMOS transistor, its drain voltage falls, as depicted in Figure 16B. This results in electrons being injected from the drain to the gate. As this process continues, the drain current increases while the drain voltage rises, as seen in Figure 16B, until the current in the transistor equals the reference current. At this point, no more charge is injected onto the floating gate.

[0040] FIG. 17A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent devices, can be used to implement a trimmable capacitor. Similarly, FIG. 17B shows how n-channel floating gate MOSFET structures, or equivalent devices, can be used to implement a trimmable capacitor. As shown in FIG. 17C, the capacitance of the trimmable capacitors in FIGS. 17A and 17B depends on the amount of charge  $Q_{\text{fg}}$  stored on the floating gate of the transistors. According to embodiments of the present invention, the trimmable capacitor structures in FIGS. 17A and 17B can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay

structures described or independent of any delay structures.

[0041] FIG. 18A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent devices, can be used to implement a trimmable resistor. The MOSFET structure is biased in the triode region of the device's characteristic curves and presents a variable resistance depending on the amount of charge stored on the floating gate of the MOSFET. As shown in FIG. 18B, the resistance of the trimmable resistor in FIGS. 18A depends on the amount of charge  $Q_{fg}$  stored on the floating gate of the transistor. According to embodiments of the present invention, the trimmable resistor structure in FIG. 18A can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0042] FIG. 19A illustrates how the trimmable resistor in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system. FIG. 19B illustrates how an n-channel floating-gate transistor can be used to form a trimmable resistor similar to that shown in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter. FIG. 19C illustrates how a parallel connection of the trimmable resistor structures in FIGS. 19A and 19B and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system. Whereas the symbols for the capacitor structures in the trimmable RC filters in FIGS. 19A-19C do not have an arrow drawn through them, those skilled in the art will understand that the capacitors may comprise conventional capacitor structures or, alternatively, the trimmable capacitor structures shown in FIGS. 17A and 17B above. FIG. 19D is a graph showing the transfer characteristics versus frequency of the trimmable RC filters in FIGS. 19A-19C. The graph shows that different time constant values  $\tau = RC$  can be obtained by trimming the resistor and/or capacitor structures in the trimmable RC

filters. According to embodiments of the present invention, the trimmable RC filters in FIGS. 19A-19C can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0043] FIG. 20 shows a trimmable switched-capacitor DAC using trimmable capacitor structures like that in FIGS. 17A and 17B, according to an embodiment of the present invention. By trimming the capacitors  $C_A$  and or  $C_B$ , the transfer function of the switched-capacitor DAC can be made to more closely match its ideal transfer function. Trimmable inverters may also be used to set the optimal timing of the switching phases  $\phi_1$  and  $\phi_2$ . As described above, using the floating-gate MOSFET structures in FIGS. 3A-3E, or equivalent structures, and the variable delay structures derived from the floating-gate MOSFET structures in FIGS. 4A-4C, significant improvements in the operation of time-interleaved and pipelined systems can be achieved. Indeed, the trimming devices and approaches of the present invention offer numerous advantages over other devices and methodologies.

[0044] The devices and methods of the present invention are advantageous over the prior art process of laser trimming or fusible links because adjusting the transistors themselves allows continuous calibration during a circuit's life. By contrast, laser trimming or fusible links typically are one-time factory trims. Also, adjustable transistors are much smaller than trimmable resistors or fusible links, saving circuit area and in some cases increasing circuit speed and/or power consumption (trim resistors and fusible links have large parasitic capacitance, requiring large currents to change their voltage rapidly).

[0045] The devices and methods of the present invention are advantageous over using trim capacitors or dynamic element matching because floating-gate MOSFETs have near-zero charge leakage. Accordingly, the update rates required to maintain calibration are set by circuit dynamics rather than by charge leakage. Update rates ranging from millihertz to kilohertz are reasonable. By contrast, traditional trim capacitors have



significant leakage that increases with temperature. Consequently, applications that use traditional trim capacitors require rapid trimming (i.e. kilohertz rates or faster), often causing high-frequency spurious signals that interfere with the signal of interest. Likewise, dynamic element matching, that randomizes mismatch errors by continually swapping elements into and out of different parts of a circuit, must also operate at rapid switching rates. If an application requires only a few trim devices, then rapid updates pose no major issue. However, if an application requires hundreds or thousands of trim devices, rapid updates aren't feasible due to the sheer number of updates required. Floating-gate devices have significant advantage in these applications.

[0046] The devices and methods of the present invention are advantageous over using EEPROM trims because EEPROMs, whether binary or multi-valued, use floating gates just like analog floating-gate MOSFETs. The primary difference between the two is that EEPROMs store only digital values. It is common practice to use EEPROMs to store trimming information for analog circuits. However, when compared with analog-valued floating gates, EEPROMs have two disadvantages. First, because the stored information is digital, converting it into an analog quantity requires a DAC. Using a DAC to generate analog trim values consumes much more silicon die area than using analog-valued floating-gate MOSFETs. Second, because EEPROMs store digital values, any updates to the trim information must also be digital.

[0047] The devices and methods of the present invention are advantageous over using digital calibration. Digital calibration simply means tolerating any errors in the analog circuitry, and reducing the impact of these errors (digitally) at a later point in the system. For example, given an ADC with a transfer function nonlinearity, digital calibration seeks to eliminate the nonlinearity by multiplying the ADC output by the inverse nonlinearity. Although this approach works in selected applications, a primary issue with analog errors is that they cause information loss, and no amount of digital correction can recover the lost information. For example, if an ADC has a missing code (a situation in which two of the ADC codewords overlap), then the ADC cannot resolve an

analog value that falls at the missing code location regardless of any subsequent digital processing. By contrast, using analog-valued floating gates to trim the ADC to eliminate its missing code solves the problem completely.

[0048] The devices and methods of the present invention are advantageous over using intrinsic matching. Intrinsic matching is a well-known technique for eliminating transistor mismatch errors, and basically involves making the transistors in a system large enough so that any statistical errors are negligibly small compared with the large transistors. A clear disadvantage of large transistors is that they consume large silicon die area, and also tend to consume more power because designers put more current through them to compensate for the added parasitic capacitance. Using analog-valued floating-gate MOSFETs to dynamically improve transistor matching saves silicon die area and reduces power compared with static trimming.

[0049] Whereas the above is a complete description of the preferred embodiments of the invention, various alternatives, modifications, and equivalents may be used without departing from the inventive concepts herein. For example, while embodiments of the present invention may be implemented in a double-well double-poly process and will work with low voltage processes (e.g.,  $\leq 3$  volts), the invention is not so limited and can be implemented in processes that support multiple polysilicon layers, single or multiple wells, and/or in higher voltage devices. Further, the concept of an n-well as used herein is intended to encompass not only conventional n-well devices, but also NLDD (N-type Lightly Doped Drain) devices and other lightly doped, or isolated structures that increase the reliable gate-drain and drain-source voltages of the device so that it, in effect, behaves like a conventional n-well device in this respect. It may also be implemented in thin film above the substrate with equivalent thin film structures. Finally, those of ordinary skill in the art will now recognize that floating gate may be fabricated in a number of ways other than by using polycrystalline silicon. For example, they may be fabricated of metal or other suitable conductors. Therefore, the above description should not be taken as limiting the scope of the invention as it is defined by the appended claims.

CLAIMS

We claim:

1. A signal processing apparatus, comprising:  
a time-interleaved system operable to distribute a signal into a first processing pathway and, following a predetermined amount of time, into a second processing pathway; and  
a delay structure coupled to said second processing pathway, said delay structure including at least one floating-gate field effect transistor,  
wherein the predetermined amount of time depends on an amount of electrical charge stored on the floating gate of the at least one floating-gate field effect transistor.
2. The signal processing apparatus of claim 1 wherein the signal processing apparatus comprises an analog-to-digital converter.
3. The signal processing apparatus of claim 1 wherein the signal processing apparatus comprises a quadrature mixing circuit.
4. A signal processing apparatus, comprising:  
an input node configured to receive a signal;  
a splitter operable to split the signal into a first signal portion and a second signal portion and direct the first signal portion to a first node and directing the second signal portion to a second node; and  
a first circuit coupled between said first node and a third node, said first circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the first signal portion depending on an amount of electrical charge stored on a floating gate of said first transistor.
5. The signal processing apparatus of claim 4, further comprising a second circuit coupled between said second node and a fourth node.

6. The signal processing apparatus of claim 5, further comprising a combiner operable to combine signals from outputs of said first and second circuits.

7. The signal processing apparatus of claim 6 wherein said second circuit includes a second analog-valued floating-gate transistor operable to effect a time delay on the second signal portion depending on an amount of electrical charge stored on a floating gate of said second transistor.

8. A signal processing apparatus, comprising:  
a signal processing path including two or more signal processing elements; and  
a time delay element disposed between adjacent processing elements of the two or more signal processing elements, said time delay element including at least one analog-valued floating-gate field effect transistor,  
wherein a time delay of said time delay element depends on an amount of electrical charge stored on the floating gate of the at least one analog-valued floating-gate field effect transistor.

9. The signal processing apparatus of claim 8, further comprising a combiner configured to receive and combine output signals from said adjacent processing elements.

10. An apparatus for processing a signal, comprising:  
an input node configured to receive a signal;  
an intermediate node;  
an output node;  
a first circuit coupled between said input node and said intermediate node, said first circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the signal received at said input node depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
a second circuit disposed between said intermediate node and said output node.

11. The apparatus of claim 10 wherein said second circuit includes a second analog-valued floating-gate transistor operable to effect a time delay on an intermediate signal received at said intermediate node depending on an amount of electrical charge stored on a floating gate of said second transistor.

12. An apparatus for processing a signal, comprising:  
an input node configured to receive an input signal;  
a splitter operable to split the input signal into at least a first signal portion and a second signal portion and direct the first signal portion to a first node and direct the second signal portion to a second node;  
a first circuit coupled between said first node and a third node, said first circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the first signal portion depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
a second circuit coupled between said second node and a fourth node, said second circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the second signal portion received depending on an amount of electrical charge stored on a floating gate of said second transistor.

13. A method of processing a signal, comprising:  
receiving an input signal at an input node;  
splitting said input signal into a first portion and a second portion;  
processing said first portion using a first circuit comprising a first analog-valued floating-gate transistor, said step of processing said first portion including effecting a time delay on said first portion depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
processing said second portion.

14. The method of claim 13, further comprising a step of combining the processed first and second portions.

15. The method of claim 13 wherein the step of processing said second portion includes using a second circuit comprising a second analog-valued floating-gate transistor, said second step of processing said second portion including effecting a time delay on said second portion depending on an amount of electrical charge stored on a floating gate of said second transistor.

16. A method of processing a signal, comprising:  
processing an input signal into an intermediate signal using a first circuit comprising a first analog-valued floating-gate transistor, said step of processing said input signal including effecting a time delay on said input signal depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
processing said intermediate signal into an output signal.

17. The method of claim 16 wherein said step of processing said intermediate signal includes using a second circuit comprising a second analog-valued floating-gate transistor, said step of processing said intermediate signal including effecting a time delay on said intermediate signal depending on an amount of electrical charge stored on a floating gate of said second transistor.

18. A delay element for effecting a delay in a signal path of an electric circuit, said delay element comprising an analog-valued floating-gate transistor.

19. The delay element of claim 18, further comprising a CMOS inverter including a PMOS transistor with a source that is coupled to a drain of the analog-valued floating-gate transistor.

20. An apparatus comprising at least one analog-valued floating-gate transistor, wherein an operating characteristic of the apparatus depends on an amount of electrical charge stored on a floating gate of said at least one analog-valued floating-gate transistor.
21. The apparatus of claim 20 wherein the operating characteristic is a delay effected on a signal operated on by the apparatus.
22. The apparatus of claim 20 wherein the apparatus is a time-interleaved system.
23. The apparatus of claim 20 wherein the apparatus is a pipelined system.
24. The apparatus of claim 21 wherein the apparatus is a time-interleaved system.
25. The apparatus of claim 21 wherein the apparatus is a pipelined system.
26. An apparatus according to claim 20 wherein the apparatus is a digital-to-analog converter, an analog-to-digital converter, a track-and-hold circuit, a finite impulse response filter, a mixer, an RC filter, or an amplifier.
27. A signal processing apparatus, comprising:  
means for receiving an input signal at an input node;  
means for splitting said input signal into a first portion and a second portion;  
means for processing said first portion using a first circuit comprising a first analog-valued floating-gate transistor, said means for processing said first portion including effecting a time delay on said first portion depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
means for processing said second portion.

28. The signal processing apparatus of claim 27, further comprising means for combining the processed first and second portions.

29. The signal processing apparatus of claim 27 wherein the means for processing said second portion includes using a second circuit comprising a second analog-valued floating-gate transistor, said means for processing said second portion including affecting a time delay on said second portion depending on an amount of electrical charge stored on a floating gate of said second transistor.

30. A signal processing apparatus, comprising:  
means for processing an input signal into an intermediate signal using a first circuit comprising a first analog-valued floating-gate transistor, said means for processing said input signal including effecting a time delay on said input signal depending on an amount of electrical charge stored on a floating gate of said first transistor;  
and

means for processing said intermediate signal into an output signal.

31. The signal processing apparatus of claim 30 wherein said means for processing said intermediate signal includes using a second circuit comprising a second analog-valued floating-gate transistor, said means for processing said intermediate signal including effecting a time delay on said intermediate signal depending on an amount of electrical charge stored on a floating gate of said second transistor.

32. A signal processing apparatus, comprising:  
a time-interleaved system having two or more signal processing pathways, each signal processing pathway configured to receive a common input signal; and  
one or more delay structures disposed in one or more of said two or more signal processing pathways, each delay structure including at least one floating-gate field effect transistor.



33. A signal processing apparatus, comprising:  
an electrical circuit; and  
a floating-gate field effect transistor disposed in a first circuit pathway of the circuit,

wherein an amount of charge present on the floating gate of the floating-gate transistor is used to match a first circuit characteristic in the first circuit pathway to a second circuit characteristic in a second circuit pathway of the circuit.

34. The signal processing apparatus of claim 33 wherein the first and second circuit characteristics correspond to relative delays presented to signals transmitted in the first and second circuit pathways.

35. The signal processing apparatus of claim 33 wherein the first and second circuit characteristics correspond to relative gains of circuit elements in the first and second circuit pathways.

36. The signal processing apparatus of claim 33 wherein the first and second circuit characteristics relate to clock timing, frequency response, offset or transfer functions of the first and second circuit pathways.

37. The signal processing apparatus of claim 33 wherein the circuit comprises a pipelined circuit.

38. The signal processing apparatus of claim 33 wherein the circuit comprises a time-interleaved circuit.

39. The signal processing apparatus of claim 33 wherein the circuit comprises an analog-to-digital converter.

40. The signal processing apparatus of claim 34 wherein the circuit comprises an analog-to-digital converter.

41. The signal processing apparatus of claim 35 wherein the circuit comprises an analog-to-digital converter.

42. The signal processing apparatus of claim 33 wherein the circuit comprises a digital-to-analog converter.

43. The signal processing apparatus of claim 35 wherein the circuit comprises a digital-to-analog converter.

44. The signal processing apparatus of claim 33 wherein the charge stored on the floating gate can be modified during operation of the circuit.

45. A signal processing apparatus, comprising:  
means for receiving an input signal at an input node of a circuit;  
means for splitting the input signal into first and second circuit paths of said circuit;  
a floating-gate field effect transistor disposed in the first circuit path; and  
means for modifying a first circuit characteristic in the first circuit path relative to a second circuit characteristic in the second circuit path by adjusting an amount of charge stored on a floating of the floating-gate field effect transistor.

46. The signal processing apparatus of claim 45 wherein the first circuit characteristic comprises a delay presented to a signal transmitted in the first circuit path.


47. The signal processing apparatus of claim 45 wherein the first circuit characteristic comprises a gain of a circuit element disposed in the first circuit path.

48. The signal processing apparatus of claim 45 wherein the first circuit characteristic relates to clock timing, frequency response, offset or transfer function of the first circuit path.

49. The signal processing apparatus of claim 45 wherein the circuit comprises a pipelined circuit.

50. The signal processing apparatus of claim 45 wherein the circuit comprises a time-interleaved circuit.

51. The signal processing apparatus of claim 45 wherein the means for modifying is operational during times when the signal processing apparatus is operating.






FIG. 2 (PARALLEL ARCH)






FIG. 3A



**FIG. 3B**



F16. 3c




FIG. 3D





FIG. 3E








FIG. 4B






FIG. 4C






FIG. 6A




FIG. 6B







FIG. 6E

phase error  
in  $\phi_4$






FIG. 7A




FIG. 7B




FIGURE 8A






FIG. 8B




FIG. 9A




FIG. 9B




FIG. 10A  
(PRIOR ART)





FIG. 10B  
(PRIOR ART)



118

FIG. 11A




FIG. 11B




FIG. 12A




FIG. 12B






FIG. 13




FIG. 14A




FIG. 14B




FIG. 14C




FIG. 15A




FIG. 15B




FIG. 16A






FIG. 16B



equivalent circuit model  $\Rightarrow$






FIG. 18A




FIG. 18B




FIG. 19A




FIG. 19B

$$\tau_n = RC$$

(n=1,2,...)




FIG. 19C




FIG. 19D




FIG. 19E




FIG. 20




## PCT

NOTICE INFORMING THE APPLICANT OF THE  
COMMUNICATION OF THE INTERNATIONAL  
APPLICATION TO THE DESIGNATED OFFICES

(PCT Rule 47.1(c), first sentence)

From the INTERNATIONAL BUREAU

To:

RITCHIE, David, B.  
Thelen Reid & Priest LLP  
P.O. Box 640640  
San Jose, CA  
ETATS-UNIS D'AMERIQUE

Date of mailing (day/month/year) 22 April 2004 (22.04.2004)		
Applicant's or agent's file reference IMPJ-0004WO 033327-057		IMPORTANT NOTICE
International application No. PCT/US2003/031792	International filing date (day/month/year) 07 October 2003 (07.10.2003)	Priority date (day/month/year) 08 October 2002 (08.10.2002)
Applicant IMPINJ, INC.		

1. Notice is hereby given that the International Bureau has communicated, as provided in Article 20, the international application to the following designated Offices on the date indicated above as the date of mailing of this notice:

AU, AZ, BY, CH, CN, CO, DZ, EP, HU, JP, KG, KP, KR, MD, MK, MZ, RU, TM

In accordance with Rule 47.1(c), third sentence, those Offices will accept the present notice as conclusive evidence that the communication of the international application has duly taken place on the date of mailing indicated above and no copy of the international application is required to be furnished by the applicant to the designated Office(s).

2. The following designated Offices have waived the requirement for such a communication at this time:

AE, AG, AL, AM, AP, AT, BA, BB, BG, BR, BZ, CA, CR, CU, CZ, DE, DK, DM, EA, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, ID, IL, IN, IS, KE, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MG, MN, MW, MX, NI, NO, NZ, OA, OM, PG, PH, PL, PT, RO, SC, SD, SE, SG, SK, SL, SY, TJ, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW

The communication will be made to those Offices only upon their request. Furthermore, those Offices do not require the applicant to furnish a copy of the international application (Rule 49.1(a-bis)).

3. Enclosed with this notice is a copy of the international application as published by the International Bureau on 22 April 2004 (22.04.2004) under No. WO 2004/034404

4. **TIME LIMITS** for filing a demand for international preliminary examination and for entry into the national phase

The applicable time limit for entering the national phase will, subject to what is said in the following paragraph, be **30 MONTHS** from the priority date, not only in respect of any elected Office if a demand for international preliminary examination is filed before the expiration of 19 months from the priority date, but also in respect of any designated Office, in the absence of filing of such demand, where Article 22(1) as modified with effect from 1 April 2002 applies in respect of that designated Office. For further details, see *PCT Gazette* No. 44/2001 of 1 November 2001, pages 19926, 19932 and 19934, as well as the *PCT Newsletter*, October and November 2001 and February 2002 issues.

In practice, time limits other than the 30-month time limit will continue to apply, for various periods of time, in respect of certain designated or elected Offices. For regular updates on the applicable time limits (20, 21, 30 or 31 months, or other time limit), Office by Office, refer to the *PCT Gazette*, the *PCT Newsletter* and the *PCT Applicant's Guide*, Volume II, National Chapters, all available from WIPO's Internet site, at <http://www.wipo.int/pct/en/index.html>.

For filing a demand for international preliminary examination, see the *PCT Applicant's Guide*, Volume I/A, Chapter IX. Only an applicant who is a national or resident of a PCT Contracting State which is bound by Chapter II has the right to file a demand for international preliminary examination (at present, all PCT Contracting States are bound by Chapter II).

It is the applicant's sole responsibility to monitor all these time limits.

Mail log \_\_\_\_\_ Date \_\_\_\_\_

CPI \_\_\_\_\_ Date \_\_\_\_\_

Excel \_\_\_\_\_ Date \_\_\_\_\_

The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland	Authorized officer Philippe Becamel
Facsimile No. +41 22 740 14 35	Telephone No. +41 22 338 83 38

**(19) World Intellectual Property  
Organization  
International Bureau**



**(43) International Publication Date**  
**22 April 2004 (22.04.2004)**

**PCT**

**(10) International Publication Number**  
**WO 2004/034404 A2**


- (51) International Patent Classification<sup>7</sup>: **G11C 27/00**,  
H03K 5/13, G06F 1/10
- (21) International Application Number:  
PCT/US2003/031792
- (22) International Filing Date: 7 October 2003 (07.10.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
60/417,072 8 October 2002 (08.10.2002) US  
Not furnished 6 October 2003 (06.10.2003) US
- (71) Applicant: **IMPINJ, INC.** [US/US]; 501 N. 34th Street,  
Suite 100, Seattle, WA 98103 (US).
- (72) Inventors: **DIORIO, Christopher, J.**; 17001 NW 15th  
Street, Shoreline, WA 98177 (US). **HUMES, Todd, E.**; 817  
NW 200th Street, Shoreline, WA 98177 (US). **THOMAS,**  
**Michael**; 2816 - 29th Avenue West, Seattle, WA 98105  
(US).
- (74) Agents: **RITCHIE, David, B.** et al.; Thelen Reid & Priest  
LLP, P.O. Box 640640, San Jose, CA (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,  
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,  
UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,  
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,  
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,  
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**  
— *without international search report and to be republished  
upon receipt of that report*
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

— without international search report and to be republished upon receipt of that report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

- (54) Title: USE OF ANALOG-VALUED FLOATING-GATE TRANSISTORS TO MATCH THE ELECTRICAL CHARACTERISTICS OF INTERLEAVED AND PIPELINED



- (57) Abstract:** Methods of and apparatuses for matching the signal delay, clock timing, frequency response, gain, offset, and/or transfer function of signal pathways in electrical circuits such as, for example, time-interleaved and pipelined circuits using analog-valued floating-gate MOSFETs are disclosed. The methods and apparatuses disclosed are applicable to a variety of circuits, including but not limited to, sample-and-hold or track-and-hold circuits, quadrature mixers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), analog or digital filters, and amplifiers.

# USE OF ANALOG-VALUED FLOATING-GATE TRANSISTORS TO MATCH THE ELECTRICAL CHARACTERISTICS OF INTERLEAVED AND PIPELINED CIRCUITS

## CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of U.S. Provisional Application No. 60/417,072, filed on October 8, 2002.

## FIELD OF THE INVENTION

[0002] The present invention is directed to the use of analog-valued floating-gate transistors as trim devices in electrical circuits such as, for example, time-interleaved and pipelined circuits.

## BACKGROUND OF THE INVENTION

[0003] To improve the performance of radio-frequency, analog, or mixed-signal circuits, engineers often use techniques known as interleaving and pipelining. Interleaving is a technique that allows a signal to be processed in multiple parallel pathways at successive instants in time. Pipelining is a technique that allows a signal to be processed multiple times serially at successive instants in time. Both techniques allow multiple circuit elements to operate on a single analog signal, thereby improving the processing performance of the circuit. Performance in this context might mean, for example, increasing the speed or resolution (where resolution is equivalent to dynamic range) of the circuit.

[0004] FIG. 1 is a block diagram of a time-interleaved system 10. A number,  $M$ , of typically identical processing elements 12-1, 12-2, 12-3, ..., 12- $M$  are configured to operate at a rate of  $1/M$  times a circuit sampling rate  $F_s$ . Interleaving divides the frequency of a full-rate clock by a factor  $M$  and synthesizes  $M$  phased lower-speed sampling clocks 16-1, 16-2, 16-3, ..., 16- $M$ . The phases of successive lower-speed clocks are typically offset by  $\Phi = 360^\circ/M$ , thereby forming equally spaced sampling instants of

rates  $F_s/M$ . An optional combining operation 18 may then be used to combine the sampled signals. Such a combining operation might comprise adding or multiplexing, or may comprise a more complex operation such as filtering or averaging.

[0005] FIG. 2 is a block diagram of a pipelined system 20 that is capable of processing an input signal into one or more output signals. A signal is received at input node 22 and sequentially processed by M processing elements 24-1, 24-2, 24-3, ..., 24-M. Processing elements 24-1, 24-2, 24-3, ..., 24-M have associated inputs 26-1, 26-2, 26-3, ..., 26-M and associated outputs 28-1, 28-2, 28-3, ..., 28-M, each output of which is cascaded into a next element's input. Optional combinational outputs 30-1, 30-2, 30-3, ..., 30-M may also be coupled to a combining operation 32, which may have additional secondary inputs 34. Pipelined system 20 may also have one or more feedback or feedforward loops and may output one or more outputs at output node 35.

[0006] Ideally, each of the nominally identical subsystem pathways in time-interleaved and pipelined systems have identical gain, offset, signal delay, clock timing, frequency response, and transfer function. In practice, however, no two circuit elements are the same. For example, in integrated circuit implementations of such systems, device-to-device mismatches are the result of process and temperature gradients. Such mismatches are problematic as they can result in subsystem pathways not having identical gain, offset, signal delay, clock timing, frequency response, and/or transfer function. Consequently, regardless of how well the individual processing elements perform on their own, errors can result in time-interleaved and pipelined systems due to device-to-device mismatches. Such errors occur irrespective of whether the system is time-sampled or continuous, and regardless of whether the processing elements are arranged in parallel (as in the time-interleaved system shown in FIG. 1) or serially (as in the pipelined system shown in FIG. 2). Accordingly, device mismatch is a major concern, and it must be addressed and minimized if the benefits of time-interleaving and pipelining are to be exploited.

[0007] A number of solutions have been proposed to address mismatch of transistors in integrated circuits. Some of these approaches, which may or may not be useful in reducing device mismatch in time-interleaved and pipelined systems, include using large transistors, using lasers to trim resistors or fuses, and using capacitors to dynamically match devices in response to on-chip error signals. Unfortunately, each of these approaches has significant disadvantages. For instance, large transistors require large currents to operate at high speeds, consume large silicon area and power, and do not compensate for temperature or aging errors. Similarly, laser-trimming resistors or fuses necessitates use of large resistors or fuses, requires time-consuming laboratory trimming, and again does not compensate for temperature or aging errors. Finally, using capacitors to dynamically trim circuit elements requires wideband error-feedback loops and frequent updates, because on-chip capacitors leak due to the thermal generation of carriers in pn junctions.

#### SUMMARY OF THE INVENTION

[0008] Methods of and apparatuses for matching the signal delay, clock timing, frequency response, gain, offset, and/or transfer function of signal pathways in electrical circuits such as, for example, time-interleaved and pipelined circuits using analog-valued floating-gate transistors are disclosed. The methods and apparatuses disclosed are applicable to a variety of circuits, including but not limited to, sample-and-hold or track-and-hold circuits, quadrature mixers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), analog or digital filters, and amplifiers.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a prior art time-interleaved system;

FIG. 2 is a block diagram of a prior art pipelined system;

FIG. 3A is a layout diagram of a p-channel floating-gate MOSFET having continuously adjustable I/O characteristics determined by the addition or removal of electrons from the floating gate of the MOSFET;

FIG. 3B is a cross-sectional diagram of the p-channel floating-gate MOSFET shown in FIG. 3A;

FIG. 3C is an energy band diagram of the p-channel floating-gate MOSFET shown in FIGS. 3A and 3B;

FIG. 3D is circuit diagram of the p-channel floating-gate MOSFET shown in FIGS. 3A-3C that can be used to add or remove electrons from the floating gate of the MOSFET;

FIG. 3E is a circuit diagram of an alternative p-channel floating-gate MOSFET structure that can be used to add or remove electrons from the floating gate of the MOSFET structures;

FIG. 4A is a circuit diagram of a delay structure that can be used to implement delays at various positions in a time-interleaved or pipelined system, according to an embodiment of the present invention;

FIG. 4B is a timing diagram showing how the delay structure in FIG. 4A may be used to provide varying delays, depending on the amount of charge stored on the floating gate of the p-channel floating-gate MOSFET of the delay structure, according to an embodiment of the present invention;

FIG. 4C is a symbolic circuit diagram of the delay structure shown in FIG. 4A;

FIG. 5A is a simplified circuit diagram of a time-interleaved system that is controlled by time-matched clock signals  $\phi_1'$ ,  $\phi_2'$ ,  $\phi_3'$ , ...,  $\phi_m'$ ;

FIG. 5B shows how delay structures like the delay structure shown in FIGS. 4A-4C can be used to generate the time-matched clock signals  $\phi_1'$ ,  $\phi_2'$ ,  $\phi_3'$ , ...,  $\phi_m'$  for the interleaved system shown in FIG. 5A, according to an embodiment of the present invention;

FIG. 6A is a simplified schematic diagram of an interleaved track-and-hold (T&H) circuit in an interleaved analog-to-digital converter (ADC);

FIG. 6B is a block diagram of a clock generator that provides four clock signals,  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , which are ideally successively phased by 90 degrees;

FIG. 6C is a timing diagram of the four clock signals,  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , generated by the clock generator shown in FIG. 6B, illustrating a timing error of clock signal  $\phi_4$  relative to the other clock signals  $\phi_1$ ,  $\phi_2$  and  $\phi_3$ ;

FIG. 6D is a timing diagram of an exemplary input signal for the interleaved ADC shown in FIG. 6A;

FIG. 6E is a timing diagram showing samples taken by the interleaved T&H in the ADC circuit shown in FIG. 6A when there are no timing errors among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ ;

FIG. 6F is a timing diagram showing how a sampling error, shown as an oversize step, may be produced by the interleaved T&H in the ADC shown in FIG. 6A when clock signals having a timing error like that shown in FIG. 6C are present;

FIG. 7A is a block diagram showing how timing errors among the clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  of the clock generator shown in FIG. 6B can be corrected using delay structures like the delay structure shown in FIGS. 4A-4C, according to an embodiment of the present invention;

FIG. 7B is a block diagram showing the corrected clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  provided by the clock generator FIG. 7A, according to an embodiment of the present invention;

FIG. 8A is simplified diagram of a prior art quadrature mixing circuit and accompanying timing relationship between signals  $\phi_1$  and  $\phi_2$ ;

FIG. 8B is a graph illustrating the increasing inability of the quadrature mixing circuit in FIG. 8A to suppress unwanted sideband signals as phase and gain mismatch errors increase;

FIG. 9A is a simplified circuit diagram of a pipelined system using delay structures like the delay structure shown in FIGS. 4A-4C, according to an embodiment of the present invention;

FIG. 9B shows a clock generator circuit that can be used to control the timing of the pipelined system shown in FIG. 9A, according to an embodiment of the present invention.

FIG. 10A is a prior art block diagram of a multistage rotating-buffer processing system that may implement digital signal processing functions such as, for example, a finite-impulse-response (FIR) filter;

FIG. 10B is a prior art analog latch that can be used in the rotating-buffer processing system shown in FIG. 10A;



FIG. 11A shows how the delay structures shown in FIGS. 4A-4C may be used to correct timing errors among the sampling instants of analog latches of the type shown in FIG. 10B to guarantee proper timing of processing functions performed by the rotating-buffer processing system shown in FIG. 10A, according to an embodiment of the present invention;

FIG. 11B shows a single analog latch configured to accept a corrected clock signal from the circuit shown in FIG. 11A, according to an embodiment of the present invention;

FIG. 12A is a simplified electrical schematic diagram of a portion of a prior art current-steering digital-to-analog converter (DAC) having switches controlled by clock signals  $\phi_1$  and  $\phi_2$ ;

FIG. 12B is a timing diagram of the prior art DAC in FIG. 12A, illustrating how gain mismatch between transistors in the two current sources  $I_0$  and  $I_1$  can result in errors in the intended output;

FIG. 13 shows an embodiment of a current source  $I_0$  or  $I_1$  from the DAC of FIG. 12A, showing how the p-channel floating-gate MOSFET structure in FIG. 3E may be used to trim the current source, according to an embodiment of the present invention;

FIG. 14A shows how, in general, n-channel floating-gate MOSFET structures, or equivalent structures, can implement variable transconductance elements by adjusting the floating-gate charge  $Q$ ;

FIG. 14B shows how, in general, the p-channel floating-gate MOSFET structures shown in FIG. 3A-3E, or equivalent structures, can implement variable transconductance elements by adjusting the floating-gate charge  $Q$ ;

FIG. 14C is a graph illustrating how different charge storage levels on the floating gates of the transistor structures in FIGS. 14A and 14B affect the transconductance characteristics of the transistor structures;

FIG. 15A shows how the floating-gate MOSFET structures shown in FIGS. 14A-14B, or equivalent structures, can be used to adjust the input offset of a CMOS inverter, according to an embodiment of the present invention;

FIG. 15B is a graph showing how the transfer characteristics of the CMOS inverter in FIG. 15A vary according to how much charge is stored on the floating gate of the floating-gate MOSFETs;

FIG. 16A shows how the floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to store a precision current;

FIG. 16B shows the drain current and drain voltage as a function of time for the precision current storing circuit shown in FIG. 16A;

FIG. 17A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to implement a trimmable capacitor;

FIG. 17B shows how n-channel floating gate MOSFET structures, or equivalent structures, can be used to implement a trimmable capacitor;

FIG. 17C illustrates how the capacitance of the trimmable capacitors in FIGS. 17A and 17B depends on the amount of charge  $Q_{fg}$  stored on the floating gate of the transistors;

FIG. 18A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to implement a trimmable resistor;

FIG. 18B illustrates how the resistance of the trimmable resistor in FIG. 18A depends on the amount of charge  $Q_f$  stored on the floating gate of the transistor;

FIG. 19A illustrates how the p-channel trimmable resistor in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system;

FIG. 19B illustrates how an n-channel floating-gate transistor can be used to form a trimmable resistor similar to that shown in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter;

FIG. 19C illustrates how a parallel connection of the trimmable resistor structures in FIGS. 19A and 19B and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system;

FIG. 19D is a graph showing the transfer characteristics versus frequency of the trimmable RC filters in FIGS. 19A-19C;

FIG. 19E is a graph showing the time-delay characteristics of the trimmable RC filters in FIGS. 19A-19C; and

FIG. 20 shows a trimmable switched-capacitor DAC using trimmable capacitor structures like that in FIGS. 17A and 17B, according to an embodiment of the present invention.

## DETAILED DESCRIPTION

[0009] Embodiments of the present invention are described herein in the context of using analog-valued floating-gate transistors as trim devices in time-interleaved and pipelined circuits. Those of ordinary skill in the art will realize that the following detailed description of the present invention is illustrative only and is not intended to be in any way limiting. Other embodiments of the present invention will readily suggest themselves to such skilled persons having the benefit of this disclosure. Reference will now be made in detail to implementations of the present invention as illustrated in the accompanying drawings. Unless indicated otherwise, the same reference indicators will be used throughout the drawings and the following detailed description to refer to the same or like parts.

[0010] In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will of course be appreciated that, in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application- and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

[0011] In U.S. Patent No. 5,990,512 Diorio et al. describe an analog-valued floating-gate MOSFET whose input-output characteristics can be continuously adjusted during normal transistor operation by adding electrons to or removing electrons from the floating gate. These kinds of transistors, equivalents thereof, and other floating-gate MOSFET structures are used in various embodiments of the present invention to match the signal delay, clock timing, frequency response, gain, offset, and/or transfer function of signal pathways in circuits, including time-interleaved and pipelined integrated circuits. As described below, these embodiments use channel hot-electron injection (CHEI) or impact-ionized hot-electron injection (IHEI) to add electrons to the floating gate of the

floating-gate MOSFET structures, and Fowler-Nordheim tunneling to remove electrons from the floating gate of the MOSFET structures. Nevertheless, other charge transfer mechanisms may be employed to modify the charge on the floating gate, depending on the type of floating-gate structure employed. For example, if the dielectric layer separating the floating-gate MOSFET substrate and floating gate is thin enough (e.g. less than on the order of about 100Å), direct tunneling may be used to modify the number of electrons resident on the floating gate.

[0012] FIGS. 3A-3D illustrate a p-channel floating-gate MOSFET 36 of the type disclosed in U.S. Patent No. 5,990,512. FIG. 3A, in particular, shows an exemplary layout view of the p-channel floating-gate MOSFET 36 and FIG. 3B shows a cross-section of the MOSFET 36 taken along line 2B-2B. P-channel floating-gate MOSFET 36 is comprised of an electron injection region 38 and an electron tunneling region 40. Injection region 38 includes p+ source and drain diffusions (or implants) 42 and 44 (doping levels on the order of  $10^{21} \text{ cm}^{-3}$ ), which are both diffused in a first n- well 46 (doping level on the order of  $10^{17} \text{ cm}^{-3}$ ). Above a channel region 48 of first n- well 46 is a gate dielectric 50, a polysilicon floating gate 52, a polysilicon control gate 54, and an interpoly dielectric layer 56 that isolates floating gate 52 from control gate 54. Floating gate 52 extends laterally across the device structure to tunneling region 40. Tunneling region 40 comprises a shorted (source and drain shorted together) p-channel MOSFET 58, which is formed in a second n- well 62 (doping level on the order of  $10^{17} \text{ cm}^{-3}$ ) that, like first n- well 46, is diffused into a p-type substrate 63 (doping level on the order of  $10^{17} \text{ cm}^{-3}$ ). Above and between second n- well 62 and floating gate 52 is a tunneling dielectric layer 64. A tunneling control contact 66 overlies floating gate 52 in the vicinity of tunneling region 40 as shown. An n+ region 68 (doping level on the order of  $10^{21} \text{ cm}^{-3}$ ) is formed in second n- well 62 and is shorted to drain 58 and source 60 by tunneling control contact 66.

[0013] FIG. 3C shows an energy band diagram of the p-channel floating-gate MOSFET 36 shown in FIGS. 3A and 3B and FIG. 3D shows a circuit diagram of the p-channel floating-gate MOSFET 36.

[0014] Removing electrons from or adding electrons to floating gate 52 allows the threshold voltage of p-channel floating-gate MOSFET 36 to be varied and controlled. By applying a sufficiently positive voltage to tunneling control contact 66, Fowler-Nordheim (FN) tunneling occurs and electrons are removed from floating gate 52. By appropriately biasing control gate 54 and source and drain contacts 60 and 65 of source and drain diffusions 42 and 44, impact-ionized hot-electron injection (IHEI) is used to add electrons to floating gate 52. Generally, use of IHEI to add electrons to floating gate 52 proceeds as follows. When a sufficiently negative voltage (relative to source diffusion 42) is applied to drain diffusion 44, positively charged holes are accelerated in channel 48 toward drain diffusion 44. The accelerated holes impact with the crystalline lattice in the region of drain diffusion 44 and form electron-hole pairs. The electrons are then repelled by the relatively negative drain and may, if scattered upward toward the floating gate, be injected across gate dielectric 50 onto floating gate 52.

[0015] From the perspective of the control gate 54, p-channel floating-gate MOSFET 36 remains a conventional p-channel MOSFET, albeit with reduced coupling to the channel due to the presence of interpoly dielectric layer 56. Accordingly, signal inputs are applied to control gate 54, which, in turn, are capacitively coupled to floating gate 52.

[0016] FIG. 3E shows a circuit diagram of an alternative p-channel floating-gate MOSFET structure 70 that can be used to add or remove electrons from the floating gate of the MOSFET structure 70. This alternative embodiment includes a p-channel MOSFET 72 that is dedicated to controlling electron injection onto the floating gate 74 of the structure 70. Use of dedicated injection control MOSFET 72 prevents having to switch the drain 76 of p-channel floating-gate MOSFET 78 in and out of the circuit in which it is incorporated in order to affect electron injection onto floating gate 74. Also coupled to floating gate 74 is a shorted p-channel floating-gate MOSFET 80 that has a tunneling control input to effect electron tunneling off of floating gate 74.

[0017] Whereas the floating-gate MOSFET structures in FIGS. 3A-3E are shown to be comprised of p-channel MOSFETs, those of ordinary skill in the art will understand that similar structures can be made using n-channel MOSFETs by using complementary doping schemes. Further, whereas a double-poly structure is shown in FIGS. 3A-3C, single-poly floating-gate MOSFET structures may be used, as will be readily appreciated and understood by those of ordinary skill in the art. Still further, those of ordinary skill in the art will understand that, whereas the tunneling portions of the floating MOSFET structures shown in FIGS. 3A-3E are shown as comprising shorted MOSFETs, a MOS capacitor manufactured without a source and drain or with only a single source or drain region may be used to implement the tunneling functions of the floating-gate MOSFET structures. Finally, those of ordinary skill in the art will understand that the doping concentrations, layer thicknesses, ways of removing and adding charge to the floating gate of the floating-gate MOSFET structures may be varied as necessary to perform the matching and trimming operations described in detail below.

[0018] According to embodiments of the present invention, the floating-gate MOSFET structures 36 and 70 in FIGS. 3A-3E, or structures equivalent to them, can be used to implement delays or other matching functions in time-interleaved and pipelined structures. FIG. 4A shows a circuit diagram of a delay structure 82 that utilizes a p-channel floating-gate MOSFET structure 84 of the type described above. P-channel floating-gate MOSFET structure 84 has a source 86 that is coupled to a power source (V<sub>dd</sub>) a floating gate 88 and a drain 90 that is coupled to a CMOS inverter 92. CMOS inverter 92 has an input and an output that is optionally coupled to a cleanup inverter 94.

[0019] FIGS. 4B and 4C show a timing diagram and a symbolic circuit representation, respectively, of the delay structure 82 in FIG. 4A. FIG. 4B, in particular, show how the presence of p-channel floating-gate MOSFET structure 84 allows the slew rate of the output of the delay structure to be adjusted according to the amount of charge Q stored on the floating gate 88. Adjusting the slew rate alters the time at which a subsequent circuit (e.g. cleanup inverter 94) triggers in response to the output provided by

delay structure 82. As shown in the timing diagram, when a nominal  $Q$  is stored on floating gate 88, the slew rate remains unchanged and no delay is affected. However, as the charge  $Q$  is increased the slew rate decreases, thereby effecting increasing delays from node A and the output of cleanup inverter 94.

[0020] The delay structure 82 may be used to implement delays at various positions in time-interleaved or pipelined systems, according to embodiments of the present invention. FIGS. 5A and 5B show how  $m$  delay structures ( $m$  being an integer that is greater than or equal to 2) may be used to correct timing mismatches in clock signals  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  signals used in a time-interleaved system 96, according to an embodiment of the present invention. According to this embodiment of the invention, a clock generator 95 accepts an input clock 93 and provides output clocks  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  that are intended to be offset from one another by  $360^\circ/m$ . Because of delay mismatches in circuitry of clock generator 95,  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  may not be separated by precisely  $360^\circ/m$ . Delay structures 96-1, 96-2, 96-3, ..., 96- $m$  are used to adjust the delays among clock signals  $\phi_1, \phi_2, \phi_3, \dots, \phi_m$  and provide time-matched clock signals  $\phi_1', \phi_2', \phi_3', \dots, \phi_m'$ . Time-matched clock signals are then used to control the opening and closing of switches 98-1, 98-2, 98-3, ..., 98- $m$  so that elements 99-1, 99-2, 99-3, ..., 99- $m$  and subsequently combining operator 100 receive and transmit data in a time-matched manner. The trimming process just described (and, indeed, all the trimming processes described throughout this disclosure) can be performed during normal operation of time-interleaved system 96, so that mismatch errors due to, for example, temperature and aging, can be corrected.

[0021] FIG. 6A shows a prior art ADC 102 that utilizes multiple track-and-hold (T&H) circuits 104-1, ..., 104- $m$ , where  $m$  is an integer that is greater than or equal to 2. T&H circuits 104-1, ..., 104- $m$  capture an analog signal applied to an input 106 of ADC 102 and by operation of multiple quantizers 108 convert the analog signal into digital words. Each of the T&H circuits 104-1, ..., 104- $m$  operates at a rate of  $1/m$  times the composite sampling rate  $F_s$ .



[0022] In order for ADC 102 in FIG. 6A to capture and convert the analog input signal accurately operation of T&H circuits 104-1,...,104- $m$  should be synchronized as best as possible. FIG. 6B shows a prior art clock generator 108 that generates sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , which can be used for an  $m = 4$  time-interleaved ADC. Ideally, the phases of sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  are offset by  $360^\circ/m$  relative to each other, to form equally spaced sampling instants at a rate of  $F_s/m$ . Using interleaving, ADC 102 samples the input at a rate of  $F_s$  by the individual T&H circuits 104-1,...,104- $m$  sampling at a rate of  $F_s/m$ .

[0023] FIG. 6C shows a timing diagram of clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  when imperfections in the circuitry of the clock generator 108 (or other associated circuitry that may interfere with proper timing among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ ) can produce a phase error in clock signal  $\phi_4$ , relative to the other clock signals  $\phi_1$ ,  $\phi_2$  and  $\phi_3$ .

[0024] FIG. 6D shows a timing diagram of an exemplary analog input signal that can be applied to analog input 106 of the ADC in FIG. 6A. So long there are no timing discrepancies among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , T&H circuits 104-1,...,104- $m$  produces evenly spaced samples, as shown in FIG. 6E. However, if there is a timing mismatch among clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , an undersized or oversized sample may occur, as shown in FIG. 6F. FIGS.

[0025] FIG. 7A is a block diagram showing how timing errors among the sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$  of the clock generator 108 shown in FIG. 6B can be corrected using delay structures 110-1, 110-2, 110-3 and 110-4, like the delay structures shown in FIGS. 4A-4E, according to an embodiment of the present invention. As shown in FIG. 7B, use of delay structures 110-1, 110-2, 110-3 and 110-4 corrects timing mismatches among sampling clock signals  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ , to produce time-matched sampling clock signals  $\phi_1'$ ,  $\phi_2'$ ,  $\phi_3'$ , ...,  $\phi_m'$  signals.

[0026] FIGS. 8A shows a quadrature mixer circuit 112 that utilizes two local oscillator signals,  $\phi_1$  and  $\phi_2$  to generate in-phase (I) and quadrature phase (Q) channels in, for example, a radio frequency (RF) receiver. Ideally, local oscillator signals,  $\phi_1$  and  $\phi_2$  are ninety degrees out of phase and the I and Q channels have identical gains. In practice however, timing and gain mismatches between the I and Q channels are observed. As shown in FIG. 8B, these timing and gain mismatches result in unwanted sideband signals, which can limit the dynamic range of the mixer circuit.

[0027] According to an embodiment of the present invention, delay structures, like the delay structures shown in FIGS. 4A-4C, or equivalent structures, can be used to correct for timing mismatches between local oscillator signals  $\phi_1$  and  $\phi_2$  of the I and Q channels of quadrature mixer circuit 112. This can be accomplished by inserting delay structures at the outputs of the clock generator that generates local oscillator signals  $\phi_1$  and  $\phi_2$  (similar to that described above in relation to FIGS. 5B and 7A. Additionally, gain mismatch errors may also be reduced using floating-gate adjustments, e.g. similar to as done to FIG. 12A, to further improve the mixer's dynamic range.

[0028] FIG. 9A shows a pipelined system that is capable of processing an input signal into one or more output signals, according to an embodiment of the present invention. In contrast to the prior art pipelined system described in connection with FIG. 2 above, the pipelined system in FIG. 9A is controlled by a clock generator that provides clock signals,  $\phi_1', \phi_2', \dots, \phi_m'$ . Clock signals  $\phi_1', \phi_2', \dots, \phi_m'$  time the sampling of outputs of the pipelined processing elements 202-1, 202-2, 202-3, ..., 202-m in a successive manner, as indicated by switches 203-1, 203-2, ..., 203-m. By successively sampling the output of a previous processing element, a subsequent processing element performs its desired operation. As described in more detail in connection with FIG. 9B below, one or more of the clock signals,  $\phi_1', \phi_2', \dots, \phi_m'$  are produced by delaying one or more of source clock signals,  $\phi_1, \phi_2, \dots, \phi_m$ .

[0029] As shown in FIG. 9A, a signal is received at an input node 200 and sequentially processed by  $m$  processing elements 202-1, 202-2, 202-3, ..., 202- $m$ . Processing elements 202-1, 202-2, 202-3, ..., 202- $m$  have associated inputs 204-1, 204-2, 204-3, ..., 204- $m$  and associated outputs 208-1, 208-2, 208-3, ..., 208- $m$ , each output of which is cascaded into a next element's input. Optional combinational outputs 210-1, 210-2, 210-3, ..., 210- $m$  may also be coupled to a combining operation 214, which may have additional secondary inputs 216. The pipelined system may also have one or more feedback or feedforward loops and may output one or more outputs at output node 218.

[0030] FIG. 9B shows a clock generator circuit that can be used to control the timing of the pipelined system shown in FIG. 9A, according to an embodiment of the present invention. The clock generator circuit provides source clock signals,  $\phi_1, \phi_2, \dots, \phi_m$  from a single source clock, CLOCK, via optional buffers 220-1, 220-2, ..., 220- $m$ . Delay structures 222-1, 222-2, ..., 222- $m$  of or equivalent to the delay structures described in FIGS. 4A-C are utilized to generate the clock signals  $\phi_1', \phi_2', \dots, \phi_m'$ . Each of the delay structures 222-1, 222-2, ..., 222- $m$  in FIG. 9B has a floating-gate transistor element with a floating gate. Charge on the floating gates may be modified to affect the relative delay among clock signals  $\phi_1', \phi_2', \dots, \phi_m'$  as they are applied to the pipelined system in FIG. 9A. Adjusting the delays allows proper sampling instants along the pipeline processing elements 202-1, 202-2, 202-3, ..., 202- $m$ .

[0031] FIG. 10A shows a prior art block diagram (Figure 2a of U.S. Patent No. 5,270,963) of a plurality of rotating buffers and associated processing circuitry that can be adapted for implementing various signal processing functions such as, for example, an analog finite impulse response (FIR) filter. The block diagram, with its original reference indicators shown, comprises a plurality of multi-stage buffers 18 that are associated with column lines 14a, 14b, 14c and 14d. Each multi-stage buffer 18 is shown as having four stages 20a-d, 22a-d, 24a-d and 26a-d, each of which is an analog latch, including an input, an output, and an enable input.

[0032] FIG. 10B shows a prior art analog latch (Figure 2b of U.S. Patent No. 5,270,963, with the original reference indicators shown) that can be used in FIG. 10A. An analog value of the signal presented to each analog latch 20a-d, 22a-d, 24a-d and 26a-d on column lines 14a-d, respectively, is captured and appears at the output of the analog latches in a particular row, in response to a signal on their enable inputs. Similar to the T&H ADC shown in FIG. 6A, the analog latches 20a-d, 22a-d, 24a-d and 26a-d capture an analog signal at equally spaced sampling instants. Unlike the ADC, however, this system is not subsampled. Rather, the analog latches 20a-d, 22a-d, 24a-d and 26a-d capture successive instances of the analog input, with earlier samples representing "delayed" versions of the input. The barrel shifter rotates these time samples to the analog multipliers, such that each increment of  $360^\circ/n$  in the rotation (where  $n$  is the number of taps in the barrel shifter) applies a successively delayed version of the analog input to any given multiplier. The combined analog latch/barrel-shifter/analog-multiplier forms an analog implementation of the well-known FIR filter used in digital signal processing.

[0033] For the system in FIG. 10A to perform accurately, the enabling signal applied to a given row of the system should be properly displaced relative to the enabling signal of other rows. FIG. 11A shows a delay circuit 118 that has a master clock input 120 configured to accept a master clock. Master clock input 120 is coupled to the inputs of a plurality of delay structures 122-1, 122-2,...122- $n$  (where  $n$  is an integer and represents the number of rows in the system. Delay structures like that shown in FIGS. 4A-4C, or equivalent structures, may be used to implement delay structures 122-1, 122-2,...,122- $n$ . By adding and/or removing charge from the floating gates of each delay structure 122-1, 122-2,...,122- $n$ , the timing among clock signals clock1, clock2,..., clock $n$  can be corrected and matched. As shown in FIG. 11B, each of these corrected clock signals clock1, clock2,...,clock $n$  can be coupled to the SAMPLE inputs (via optional inverter 124) and to the SAMPLE inputs (via an optional pass gate 128) of latches in an associated row of the prior art system shown in FIG. 10A, to improve time-matching among the  $n$  rows of the system.

[0034] In addition to using the floating-gate MOSFET structures in FIGS. 3A-3E to implement signal delays and correct for clock timing mismatches, the floating-gate MOSFET structures can be used to reduce gain mismatches among signal pathways in time-interleaved and pipelined systems. FIG. 12A shows a portion of a prior art current-steering digital-to-analog converter (DAC) 130, which can be used to illustrate the effect of gain mismatch in a time-interleaved system. In this simplified 2-bit example, two current sources 132 and 134 provide fixed currents  $I_0$  and  $I_1$ , which are summed by a summer 136, via switches 138 and 140, at appropriate instants in time to approximate a sine wave at an output 142 of the DAC 130. Digital input signals  $\phi_1$  and  $\phi_2$  control the opening and closing of switches 138 and 140. Ideally, the magnitude of  $I_1$  is twice the magnitude of  $I_0$ . In practice, however, this relationship between the two currents is not satisfied because of gain mismatches between the two current sources 132 and 134. For example, as shown in FIG. 12A, current source 134 may provide a current of  $2I_0 + \alpha$ , rather than the intended  $2I_0$ , where  $\alpha$  represents an error current caused by gain mismatch.

[0035] FIG. 12B shows a composite output waveform 142 of DAC 130 that is produced in response to DAC input signals  $\phi_1$  and  $\phi_2$ , both with and without gain mismatch. The solid lines in the composite output waveform 142 represent the ideal situation, i.e. where  $I_1 = 2 \times I_0$ . The dashed lines show how the output is corrupted due to gain mismatch between current sources 132 and 134. The error current 144 always exists unless the current sources are perfect multiples of a base value  $I_0$ .

[0036] According to an embodiment of the present invention, floating-gate MOSFET structures, like those shown in FIGS. 3A-3E, can be used to trim current sources 132 and/or 134 to reduce errors caused by mismatch and/or to adjust the gain(s) of the current sources 132 and/or 134. FIG. 13 shows an example of a trimmable current source 146, which can be used in replace of current sources 132 and/or 134 in FIG. 12A, to reduce mismatches between current sources. Trimmable current source 146 comprises a current source 148 and a trim device 150. Trim device 150, which is equivalent to the floating-gate MOSFET structure 70 shown in FIG. 3E above, comprises a floating gate

152, an injection device 154 coupled to floating gate 152, and a tunneling device 156 coupled to floating gate 152. P-channel floating-gate MOSFET 158 adds a trim current to the current supplied by current source transistor 148. The amount of the trim current depends on the floating-gate voltage, which, in turn, depends on the amount of charge stored on floating gate 152. Charge is added to floating gate 152 by connecting the drain of injection device 154 to an injection voltage  $V_{INJ}$  that causes hot-electron injection onto floating gate 152. Charge is removed from floating gate 152 by raising a tunneling voltage  $V_{TUN}$  sufficiently to cause electrons to tunnel off of floating gate 152 using a Fowler-Nordheim process. In an alternative embodiment the floating-gate MOSFET structure shown in FIG. 3D may be used as a trimmable current source, or may be used to add or remove charge to and from an additional current source circuit. Alternatively, trim device 150 could be used to source the entire current required, rather than just a portion of the total output current.

[0037] FIG. 14A shows how, in general, the p-channel floating-gate MOSFET structures shown in FIG. 3A-3E can be implemented as variable transconductance n-channel transistors. Similarly, FIG. 14B shows how, in general, the p-channel floating-gate MOSFET structures shown in FIG. 3A-3E can be implemented as variable transconductance p-channel transistors. FIG. 14C is a graph illustrating how different charge storage levels on the floating gates of the transistor structures in FIGS. 14A and 14B affect the transconductance characteristics of the transistor structures. According to embodiments of the present invention, the transconductance transistor structures shown in FIGS. 14A and 14B can be used as trimming devices that can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0038] FIG. 15A shows how the floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent devices, can be used to adjust the input offset of a CMOS inverter 160, according to an embodiment of the present invention. CMOS inverter 160 comprises

a p-channel floating-gate MOSFET 162 and an n-channel floating-gate MOSFET 164 with a common floating gate 166. Charge can be added or removed from floating gate 166, in the manner described above, to change the input offset of the inverter 160. FIG. 15B is a graph showing how the transfer characteristics of CMOS inverter 160 vary according to how much charge is stored on floating gate 166. According to embodiments of the present invention, trimmable CMOS inverter 160 can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0039] FIG. 16A shows how the floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent structures, can be used to store a precision current. The circuit of Figure 16A is first removed of its floating gate charge by raising the tunneling junction  $V_{\text{tun}}$  to a high voltage. Next,  $\text{SW}_1$  is connected to the reference current source  $I_{\text{REF}}$ . Since there is little or no current in the pMOS transistor, its drain voltage falls, as depicted in Figure 16B. This results in electrons being injected from the drain to the gate. As this process continues, the drain current increases while the drain voltage rises, as seen in Figure 16B, until the current in the transistor equals the reference current. At this point, no more charge is injected onto the floating gate.

[0040] FIG. 17A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent devices, can be used to implement a trimmable capacitor. Similarly, FIG. 17B shows how n-channel floating gate MOSFET structures, or equivalent devices, can be used to implement a trimmable capacitor. As shown in FIG. 17C, the capacitance of the trimmable capacitors in FIGS. 17A and 17B depends on the amount of charge  $Q_{\text{fg}}$  stored on the floating gate of the transistors. According to embodiments of the present invention, the trimmable capacitor structures in FIGS. 17A and 17B can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay

structures described or independent of any delay structures.

[0041] FIG. 18A shows how the p-channel floating-gate MOSFET structures shown in FIGS. 3A-3E, or equivalent devices, can be used to implement a trimmable resistor. The MOSFET structure is biased in the triode region of the device's characteristic curves and presents a variable resistance depending on the amount of charge stored on the floating gate of the MOSFET. As shown in FIG. 18B, the resistance of the trimmable resistor in FIGS. 18A depends on the amount of charge  $Q_{fg}$  stored on the floating gate of the transistor. According to embodiments of the present invention, the trimmable resistor structure in FIG. 18A can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0042] FIG. 19A illustrates how the trimmable resistor in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system. FIG. 19B illustrates how an n-channel floating-gate transistor can be used to form a trimmable resistor similar to that shown in FIG. 18A and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter. FIG. 19C illustrates how a parallel connection of the trimmable resistor structures in FIGS. 19A and 19B and/or how the trimmable capacitor structures in FIGS. 17A and 17B may be used to enable different time filter time constants in a trimmable RC filter, or, alternatively, different signal delays in a signal-delay system. Whereas the symbols for the capacitor structures in the trimmable RC filters in FIGS. 19A-19C do not have an arrow drawn through them, those skilled in the art will understand that the capacitors may comprise conventional capacitor structures or, alternatively, the trimmable capacitor structures shown in FIGS. 17A and 17B above. FIG. 19D is a graph showing the transfer characteristics versus frequency of the trimmable RC filters in FIGS. 19A-19C. The graph shows that different time constant values  $\tau = RC$  can be obtained by trimming the resistor and/or capacitor structures in the trimmable RC



filters. According to embodiments of the present invention, the trimmable RC filters in FIGS. 19A-19C can be used in the time-interleaved and pipelined structures described above to alleviate mismatches among signal pathways, either in conjunction with the delay structures described or independent of any delay structures.

[0043] FIG. 20 shows a trimmable switched-capacitor DAC using trimmable capacitor structures like that in FIGS. 17A and 17B, according to an embodiment of the present invention. By trimming the capacitors  $C_A$  and or  $C_B$ , the transfer function of the switched-capacitor DAC can be made to more closely match its ideal transfer function. Trimmable inverters may also be used to set the optimal timing of the switching phases  $\phi_1$  and  $\phi_2$ . As described above, using the floating-gate MOSFET structures in FIGS. 3A-3E, or equivalent structures, and the variable delay structures derived from the floating-gate MOSFET structures in FIGS. 4A-4C, significant improvements in the operation of time-interleaved and pipelined systems can be achieved. Indeed, the trimming devices and approaches of the present invention offer numerous advantages over other devices and methodologies.

[0044] The devices and methods of the present invention are advantageous over the prior art process of laser trimming or fusible links because adjusting the transistors themselves allows continuous calibration during a circuit's life. By contrast, laser trimming or fusible links typically are one-time factory trims. Also, adjustable transistors are much smaller than trimmable resistors or fusible links, saving circuit area and in some cases increasing circuit speed and/or power consumption (trim resistors and fusible links have large parasitic capacitance, requiring large currents to change their voltage rapidly).

[0045] The devices and methods of the present invention are advantageous over using trim capacitors or dynamic element matching because floating-gate MOSFETs have near-zero charge leakage. Accordingly, the update rates required to maintain calibration are set by circuit dynamics rather than by charge leakage. Update rates ranging from millihertz to kilohertz are reasonable. By contrast, traditional trim capacitors have

significant leakage that increases with temperature. Consequently, applications that use traditional trim capacitors require rapid trimming (i.e. kilohertz rates or faster), often causing high-frequency spurious signals that interfere with the signal of interest. Likewise, dynamic element matching, that randomizes mismatch errors by continually swapping elements into and out of different parts of a circuit, must also operate at rapid switching rates. If an application requires only a few trim devices, then rapid updates pose no major issue. However, if an application requires hundreds or thousands of trim devices, rapid updates aren't feasible due to the sheer number of updates required. Floating-gate devices have significant advantage in these applications.

[0046] The devices and methods of the present invention are advantageous over using EEPROM trims because EEPROMs, whether binary or multi-valued, use floating gates just like analog floating-gate MOSFETs. The primary difference between the two is that EEPROMs store only digital values. It is common practice to use EEPROMs to store trimming information for analog circuits. However, when compared with analog-valued floating gates, EEPROMs have two disadvantages. First, because the stored information is digital, converting it into an analog quantity requires a DAC. Using a DAC to generate analog trim values consumes much more silicon die area than using analog-valued floating-gate MOSFETs. Second, because EEPROMs store digital values, any updates to the trim information must also be digital.

[0047] The devices and methods of the present invention are advantageous over using digital calibration. Digital calibration simply means tolerating any errors in the analog circuitry, and reducing the impact of these errors (digitally) at a later point in the system. For example, given an ADC with a transfer function nonlinearity, digital calibration seeks to eliminate the nonlinearity by multiplying the ADC output by the inverse nonlinearity. Although this approach works in selected applications, a primary issue with analog errors is that they cause information loss, and no amount of digital correction can recover the lost information. For example, if an ADC has a missing code (a situation in which two of the ADC codewords overlap), then the ADC cannot resolve an

analog value that falls at the missing code location regardless of any subsequent digital processing. By contrast, using analog-valued floating gates to trim the ADC to eliminate its missing code solves the problem completely.

[0048] The devices and methods of the present invention are advantageous over using intrinsic matching. Intrinsic matching is a well-known technique for eliminating transistor mismatch errors, and basically involves making the transistors in a system large enough so that any statistical errors are negligibly small compared with the large transistors. A clear disadvantage of large transistors is that they consume large silicon die area, and also tend to consume more power because designers put more current through them to compensate for the added parasitic capacitance. Using analog-valued floating-gate MOSFETs to dynamically improve transistor matching saves silicon die area and reduces power compared with static trimming.

[0049] Whereas the above is a complete description of the preferred embodiments of the invention, various alternatives, modifications, and equivalents may be used without departing from the inventive concepts herein. For example, while embodiments of the present invention may be implemented in a double-well double-poly process and will work with low voltage processes (e.g.,  $\leq 3$  volts), the invention is not so limited and can be implemented in processes that support multiple polysilicon layers, single or multiple wells, and/or in higher voltage devices. Further, the concept of an n-well as used herein is intended to encompass not only conventional n-well devices, but also NLDD (N-type Lightly Doped Drain) devices and other lightly doped, or isolated structures that increase the reliable gate-drain and drain-source voltages of the device so that it, in effect, behaves like a conventional n-well device in this respect. It may also be implemented in thin film above the substrate with equivalent thin film structures. Finally, those of ordinary skill in the art will now recognize that floating gate may be fabricated in a number of ways other than by using polycrystalline silicon. For example, they may be fabricated of metal or other suitable conductors. Therefore, the above description should not be taken as limiting the scope of the invention as it is defined by the appended claims.

### CLAIMS

We claim:

1. A signal processing apparatus, comprising:  
a time-interleaved system operable to distribute a signal into a first processing pathway and, following a predetermined amount of time, into a second processing pathway; and  
a delay structure coupled to said second processing pathway, said delay structure including at least one floating-gate field effect transistor,  
wherein the predetermined amount of time depends on an amount of electrical charge stored on the floating gate of the at least one floating-gate field effect transistor.
2. The signal processing apparatus of claim 1 wherein the signal processing apparatus comprises an analog-to-digital converter.
3. The signal processing apparatus of claim 1 wherein the signal processing apparatus comprises a quadrature mixing circuit.
4. A signal processing apparatus, comprising:  
an input node configured to receive a signal;  
a splitter operable to split the signal into a first signal portion and a second signal portion and direct the first signal portion to a first node and directing the second signal portion to a second node; and  
a first circuit coupled between said first node and a third node, said first circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the first signal portion depending on an amount of electrical charge stored on a floating gate of said first transistor.
5. The signal processing apparatus of claim 4, further comprising a second circuit coupled between said second node and a fourth node.

6. The signal processing apparatus of claim 5, further comprising a combiner operable to combine signals from outputs of said first and second circuits.

7. The signal processing apparatus of claim 6 wherein said second circuit includes a second analog-valued floating-gate transistor operable to effect a time delay on the second signal portion depending on an amount of electrical charge stored on a floating gate of said second transistor.

8. A signal processing apparatus, comprising:  
a signal processing path including two or more signal processing elements; and  
a time delay element disposed between adjacent processing elements of the two or more signal processing elements, said time delay element including at least one analog-valued floating-gate field effect transistor,  
wherein a time delay of said time delay element depends on an amount of electrical charge stored on the floating gate of the at least one analog-valued floating-gate field effect transistor.

9. The signal processing apparatus of claim 8, further comprising a combiner configured to receive and combine output signals from said adjacent processing elements.

10. An apparatus for processing a signal, comprising:  
an input node configured to receive a signal;  
an intermediate node;  
an output node;  
a first circuit coupled between said input node and said intermediate node, said first circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the signal received at said input node depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
a second circuit disposed between said intermediate node and said output node.

11. The apparatus of claim 10 wherein said second circuit includes a second analog-valued floating-gate transistor operable to effect a time delay on an intermediate signal received at said intermediate node depending on an amount of electrical charge stored on a floating gate of said second transistor.
12. An apparatus for processing a signal, comprising:  
an input node configured to receive an input signal;  
a splitter operable to split the input signal into at least a first signal portion and a second signal portion and direct the first signal portion to a first node and direct the second signal portion to a second node;  
a first circuit coupled between said first node and a third node, said first circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the first signal portion depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
a second circuit coupled between said second node and a fourth node, said second circuit including a first analog-valued floating-gate transistor operable to effect a time delay on the second signal portion received depending on an amount of electrical charge stored on a floating gate of said second transistor.
13. A method of processing a signal, comprising:  
receiving an input signal at an input node;  
splitting said input signal into a first portion and a second portion;  
processing said first portion using a first circuit comprising a first analog-valued floating-gate transistor, said step of processing said first portion including effecting a time delay on said first portion depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
processing said second portion.

14. The method of claim 13, further comprising a step of combining the processed first and second portions.

15. The method of claim 13 wherein the step of processing said second portion includes using a second circuit comprising a second analog-valued floating-gate transistor, said second step of processing said second portion including effecting a time delay on said second portion depending on an amount of electrical charge stored on a floating gate of said second transistor.

16. A method of processing a signal, comprising:  
processing an input signal into an intermediate signal using a first circuit comprising a first analog-valued floating-gate transistor, said step of processing said input signal including effecting a time delay on said input signal depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
processing said intermediate signal into an output signal.

17. The method of claim 16 wherein said step of processing said intermediate signal includes using a second circuit comprising a second analog-valued floating-gate transistor, said step of processing said intermediate signal including effecting a time delay on said intermediate signal depending on an amount of electrical charge stored on a floating gate of said second transistor.

18. A delay element for effecting a delay in a signal path of an electric circuit, said delay element comprising an analog-valued floating-gate transistor.

19. The delay element of claim 18, further comprising a CMOS inverter including a PMOS transistor with a source that is coupled to a drain of the analog-valued floating-gate transistor.

20. An apparatus comprising at least one analog-valued floating-gate transistor, wherein an operating characteristic of the apparatus depends on an amount of electrical charge stored on a floating gate of said at least one analog-valued floating-gate transistor.
21. The apparatus of claim 20 wherein the operating characteristic is a delay effected on a signal operated on by the apparatus.
22. The apparatus of claim 20 wherein the apparatus is a time-interleaved system.
23. The apparatus of claim 20 wherein the apparatus is a pipelined system.
24. The apparatus of claim 21 wherein the apparatus is a time-interleaved system.
25. The apparatus of claim 21 wherein the apparatus is a pipelined system.
26. An apparatus according to claim 20 wherein the apparatus is a digital-to-analog converter, an analog-to-digital converter, a track-and-hold circuit, a finite impulse response filter, a mixer, an RC filter, or an amplifier.
27. A signal processing apparatus, comprising:  
means for receiving an input signal at an input node;  
means for splitting said input signal into a first portion and a second portion;  
means for processing said first portion using a first circuit comprising a first analog-valued floating-gate transistor, said means for processing said first portion including effecting a time delay on said first portion depending on an amount of electrical charge stored on a floating gate of said first transistor; and  
means for processing said second portion.



28. The signal processing apparatus of claim 27, further comprising means for combining the processed first and second portions.

29. The signal processing apparatus of claim 27 wherein the means for processing said second portion includes using a second circuit comprising a second analog-valued floating-gate transistor, said means for processing said second portion including affecting a time delay on said second portion depending on an amount of electrical charge stored on a floating gate of said second transistor.

30. A signal processing apparatus, comprising:  
means for processing an input signal into an intermediate signal using a first circuit comprising a first analog-valued floating-gate transistor, said means for processing said input signal including effecting a time delay on said input signal depending on an amount of electrical charge stored on a floating gate of said first transistor;  
and

means for processing said intermediate signal into an output signal.

31. The signal processing apparatus of claim 30 wherein said means for processing said intermediate signal includes using a second circuit comprising a second analog-valued floating-gate transistor, said means for processing said intermediate signal including effecting a time delay on said intermediate signal depending on an amount of electrical charge stored on a floating gate of said second transistor.

32. A signal processing apparatus, comprising:  
a time-interleaved system having two or more signal processing pathways, each signal processing pathway configured to receive a common input signal; and  
one or more delay structures disposed in one or more of said two or more signal processing pathways, each delay structure including at least one floating-gate field effect transistor.

33. A signal processing apparatus, comprising:  
an electrical circuit; and  
a floating-gate field effect transistor disposed in a first circuit pathway of the circuit,  
wherein an amount of charge present on the floating gate of the floating-gate transistor is used to match a first circuit characteristic in the first circuit pathway to a second circuit characteristic in a second circuit pathway of the circuit.
34. The signal processing apparatus of claim 33 wherein the first and second circuit characteristics correspond to relative delays presented to signals transmitted in the first and second circuit pathways.
35. The signal processing apparatus of claim 33 wherein the first and second circuit characteristics correspond to relative gains of circuit elements in the first and second circuit pathways.
36. The signal processing apparatus of claim 33 wherein the first and second circuit characteristics relate to clock timing, frequency response, offset or transfer functions of the first and second circuit pathways.
37. The signal processing apparatus of claim 33 wherein the circuit comprises a pipelined circuit.
38. The signal processing apparatus of claim 33 wherein the circuit comprises a time-interleaved circuit.
39. The signal processing apparatus of claim 33 wherein the circuit comprises an analog-to-digital converter.

40. The signal processing apparatus of claim 34 wherein the circuit comprises an analog-to-digital converter.

41. The signal processing apparatus of claim 35 wherein the circuit comprises an analog-to-digital converter.

42. The signal processing apparatus of claim 33 wherein the circuit comprises a digital-to-analog converter.

43. The signal processing apparatus of claim 35 wherein the circuit comprises a digital-to-analog converter.

44. The signal processing apparatus of claim 33 wherein the charge stored on the floating gate can be modified during operation of the circuit.

45. A signal processing apparatus, comprising:  
means for receiving an input signal at an input node of a circuit;  
means for splitting the input signal into first and second circuit paths of said circuit;  
a floating-gate field effect transistor disposed in the first circuit path; and  
means for modifying a first circuit characteristic in the first circuit path relative to a second circuit characteristic in the second circuit path by adjusting an amount of charge stored on a floating of the floating-gate field effect transistor.

46. The signal processing apparatus of claim 45 wherein the first circuit characteristic comprises a delay presented to a signal transmitted in the first circuit path.


47. The signal processing apparatus of claim 45 wherein the first circuit characteristic comprises a gain of a circuit element disposed in the first circuit path.

48. The signal processing apparatus of claim 45 wherein the first circuit characteristic relates to clock timing, frequency response, offset or transfer function of the first circuit path.

49. The signal processing apparatus of claim 45 wherein the circuit comprises a pipelined circuit.

50. The signal processing apparatus of claim 45 wherein the circuit comprises a time-interleaved circuit.

51. The signal processing apparatus of claim 45 wherein the means for modifying is operational during times when the signal processing apparatus is operating.






FIG. 2 (Prior Art)




FIG. 3A





FIG. 3B



F16. 3c




FIG. 3D





FIG. 3E








FIG. 4B






FIG. 4C






FIG. 6A




FIG. 6B







FIG. 6C

phase error  
in  $\phi_4$






FIG. 7A




FIG. 7B






FIGURE 8A




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 10A  
(PRIOR ART)





FIG. 10B  
(PRIOR ART)



118

FIG. 11A




FIG. 11B




FIG. 12A






FIG. 12B




FIG. 13




FIG. 14A




FIG. 14B




FIG. 14C




FIG. 15A




FIG. 15B




FIG. 16A









FIG. 16B



equivalent  
circuit model  $\Rightarrow$








FIG. 19A




FIG. 19B  $\tau_n = RC$   
( $n=1,2,\dots$ )




FIG. 19C




FIG. 19D




FIG. 19E







FIG. 20

**PCT**NOTICE INFORMING THE APPLICANT OF THE  
COMMUNICATION OF THE INTERNATIONAL  
APPLICATION TO THE DESIGNATED OFFICES

(PCT Rule 47.1(c), first sentence)

From the INTERNATIONAL BUREAU

To:

RITCHIE, David, B.  
Thelen Reid & Priest LLP  
P.O. Box 640640  
San Jose, CA  
ETATS-UNIS D'AMERIQUEDate of mailing (day/month/year)  
22 April 2004 (22.04.2004)Applicant's or agent's file reference  
IMPJ-0004WO 033327-057**IMPORTANT NOTICE**International application No.  
PCT/US2003/031792International filing date (day/month/year)  
07 October 2003 (07.10.2003)Priority date (day/month/year)  
08 October 2002 (08.10.2002)

Applicant

IMPINJ, INC.

1. Notice is hereby given that the International Bureau has communicated, as provided in Article 20, the international application to the following designated Offices on the date indicated above as the date of mailing of this notice:

AU, AZ, BY, CH, CN, CO, DZ, EP, HU, JP, KG, KP, KR, MD, MK, MZ, RU, TM

In accordance with Rule 47.1(c), third sentence, those Offices will accept the present notice as conclusive evidence that the communication of the international application has duly taken place on the date of mailing indicated above and no copy of the international application is required to be furnished by the applicant to the designated Office(s).

2. The following designated Offices have waived the requirement for such a communication at this time:

AE, AG, AL, AM, AP, AT, BA, BB, BG, BR, BZ, CA, CR, CU, CZ, DE, DK, DM, EA, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, ID, IL, IN, IS, KE, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MG, MN, MW, MX, NI, NO, NZ, OA, OM, PG, PH, PL, PT, RO, SC, SD, SE, SG, SK, SL, SY, TJ, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW

The communication will be made to those Offices only upon their request. Furthermore, those Offices do not require the applicant to furnish a copy of the international application (Rule 49.1(a-bis)).

3. Enclosed with this notice is a copy of the international application as published by the International Bureau on 22 April 2004 (22.04.2004) under No. WO 2004/034404

4. **TIME LIMITS** for filing a demand for international preliminary examination and for entry into the national phase

The applicable time limit for entering the national phase will, subject to what is said in the following paragraph, be 30 MONTHS from the priority date, not only in respect of any elected Office if a demand for international preliminary examination is filed before the expiration of 19 months from the priority date, but also in respect of any designated Office, in the absence of filing of such demand, where Article 22(1) as modified with effect from 1 April 2002 applies in respect of that designated Office. For further details, see *PCT Gazette* No. 44/2001 of 1 November 2001, pages 19926, 19932 and 19934, as well as the *PCT Newsletter*, October and November 2001 and February 2002 issues.

In practice, time limits other than the 30-month time limit will continue to apply, for various periods of time, in respect of certain designated or elected Offices. For regular updates on the applicable time limits (20, 21, 30 or 31 months, or other time limit), Office by Office, refer to the *PCT Gazette*, the *PCT Newsletter* and the *PCT Applicant's Guide*, Volume II, National Chapters, all available from WIPO's Internet site, at <http://www.wipo.int/pct/en/index.html>.

For filing a demand for international preliminary examination, see the *PCT Applicant's Guide*, Volume I/A, Chapter IX. Only an applicant who is a national or resident of a PCT Contracting State which is bound by Chapter II has the right to file a demand for international preliminary examination (at present, all PCT Contracting States are bound by Chapter II).

It is the applicant's sole responsibility to monitor all these time limits.

Mail log \_\_\_\_\_ Date \_\_\_\_\_

CPI \_\_\_\_\_ Date \_\_\_\_\_

Excel

The International Bureau of WIPO  
34, chemin des Colombettes  
1211 Geneva 20, Switzerland

Authorized officer

Philippe Becamel

Facsimile No. +41 22 740 14 35

Telephone No. +41 22 338 83 38

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

### **IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**